文件名称:verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog HDL 入门学习的源代码。
包括双向语法，计数器，状态机，锁存器，uart等-Introduction to learning verilog HDL source code. Including two-way grammar, counters, state machines, latches, uart, etc.
包括双向语法，计数器，状态机，锁存器，uart等-Introduction to learning verilog HDL source code. Including two-way grammar, counters, state machines, latches, uart, etc.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog\bidir.v
.......\count.v
.......\fsm.v
.......\latch_1.v
.......\latch_8.v
.......\mux4_1.v
.......\state_machine.v
.......\UART.v
verilog
.......\count.v
.......\fsm.v
.......\latch_1.v
.......\latch_8.v
.......\mux4_1.v
.......\state_machine.v
.......\UART.v
verilog