文件名称:CoolRunner
介绍说明--下载内容均来自于网络,请自行研究使用
This the default CPLD design shipped with the board. The CPLD helps reduce the number of jumpers on the board and simplifies the interaction of all the possible FPGA configuration memory sources-This is the default CPLD design shipped with the board. The CPLD helps reduce the number of jumpers on the board and simplifies the interaction of all the possible FPGA configuration memory sources
(系统自动生成,下载前可以参看下载内容)
下载文件列表
b-Xilinx CoolRunner-II CPLD\Nuevo Documento de Microsoft Office Word.docx
...........................\s3esk_cpld_design.zip
b-Xilinx CoolRunner-II CPLD
...........................\s3esk_cpld_design.zip
b-Xilinx CoolRunner-II CPLD