文件名称:Basic-sequential-logic
介绍说明--下载内容均来自于网络,请自行研究使用
用Verilog语言实现D触发器、累加器的功能-D flip-flop, the function of the accumulator using Verilog language
(系统自动生成,下载前可以参看下载内容)
下载文件列表
2基本时序逻辑\D触发器设计\D触发器行为级\Dactivity.qpf
.............\...........\.............\Dactivity.sof
.............\...........\.............\Dactivity.v
.............\...........\.............\Dactivity.vwf
.............\...........\.......门级\D_trigger_act.qpf
.............\...........\...........\D_trigger_act.sof
.............\...........\...........\D_trigger_act.v
.............\...........\...........\D_trigger_act.vwf
.............\...........\移位寄存器\register.qpf
.............\...........\..........\register.sof
.............\...........\..........\register.v
.............\...........\..........\register.vwf
.............\累加器\accmulator.qpf
.............\......\accmulator.sof
.............\......\accmulator.v
.............\......\accmulator.vwf
.............\......\adderfourbit.v
.............\......\Dactivity.v
.............\......\FullAdder.v
.............\D触发器设计\D触发器行为级
.............\...........\D触发器门级
.............\...........\移位寄存器
.............\D触发器设计
.............\累加器
2基本时序逻辑
.............\...........\.............\Dactivity.sof
.............\...........\.............\Dactivity.v
.............\...........\.............\Dactivity.vwf
.............\...........\.......门级\D_trigger_act.qpf
.............\...........\...........\D_trigger_act.sof
.............\...........\...........\D_trigger_act.v
.............\...........\...........\D_trigger_act.vwf
.............\...........\移位寄存器\register.qpf
.............\...........\..........\register.sof
.............\...........\..........\register.v
.............\...........\..........\register.vwf
.............\累加器\accmulator.qpf
.............\......\accmulator.sof
.............\......\accmulator.v
.............\......\accmulator.vwf
.............\......\adderfourbit.v
.............\......\Dactivity.v
.............\......\FullAdder.v
.............\D触发器设计\D触发器行为级
.............\...........\D触发器门级
.............\...........\移位寄存器
.............\D触发器设计
.............\累加器
2基本时序逻辑