文件名称:USB2.0-IP
介绍说明－－下载内容均来自于网络，请自行研究使用
USB2.0 IP核源代码，经典好用！写这么多真没意思！-USB 2.0 IP core source code, easy to use classic! Write so really boring!
(系统自动生成,下载前可以参看下载内容)
下载文件列表
完整的用VERILOG语言开发的USB2.0 IP核源代码\完整的用VERILOG语言开发的USB2.0 IP核源代码，包括文档、仿真文件\USB2.0的IP核，包含文档和Verilog源码\usb_funct\bench\CVS\Entries
..........................................\..............................................................\...................................\.........\.....\...\Repository
..........................................\..............................................................\...................................\.........\.....\...\Root
..........................................\..............................................................\...................................\.........\.....\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\.....\.......\...\Repository
..........................................\..............................................................\...................................\.........\.....\.......\...\Root
..........................................\..............................................................\...................................\.........\doc\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\README.txt
..........................................\..............................................................\...................................\.........\...\STATUS.txt
..........................................\..............................................................\...................................\.........\...\usb_doc.pdf
..........................................\..............................................................\...................................\.........\rtl\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\...\.......\...\Repository
..........................................\..............................................................\...................................\.........\...\.......\...\Root
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc16.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc5.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_defines.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf_dummy.v
..........................................\..............................................................\................
..........................................\..............................................................\...................................\.........\.....\...\Repository
..........................................\..............................................................\...................................\.........\.....\...\Root
..........................................\..............................................................\...................................\.........\.....\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\.....\.......\...\Repository
..........................................\..............................................................\...................................\.........\.....\.......\...\Root
..........................................\..............................................................\...................................\.........\doc\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\README.txt
..........................................\..............................................................\...................................\.........\...\STATUS.txt
..........................................\..............................................................\...................................\.........\...\usb_doc.pdf
..........................................\..............................................................\...................................\.........\rtl\CVS\Entries
..........................................\..............................................................\...................................\.........\...\...\Repository
..........................................\..............................................................\...................................\.........\...\...\Root
..........................................\..............................................................\...................................\.........\...\verilog\CVS\Entries
..........................................\..............................................................\...................................\.........\...\.......\...\Repository
..........................................\..............................................................\...................................\.........\...\.......\...\Root
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc16.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_crc5.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_defines.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf.v
..........................................\..............................................................\...................................\.........\...\.......\usbf_ep_rf_dummy.v
..........................................\..............................................................\................