文件名称:ece5742010hw9CPU
介绍说明－－下载内容均来自于网络，请自行研究使用
用verilog语言实现CPU， 其中包括几个不同的模块，每个模块中间由总线进行连接-implement the CPU using Verilog language, including the memory, controller,data path, the logic unit.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CPU\address logic.v
...\address logic.v.bak
...\condition decoder logic.v
...\condition decoder logic.v.bak
...\controller.v
...\controller.v.bak
...\cpu flags.v
...\cpu flags.v.bak
...\CPU.cr.mti
...\CPU.mpf
...\CPU.v
...\CPU.v.bak
...\datapath.v
...\datapath.v.bak
...\direction register.v
...\direction register.v.bak
...\hw89-report.docx
...\instruction register.v
...\instruction register.v.bak
...\logic unit.v
...\logic unit.v.bak
...\memory.v
...\memory.v.bak
...\program counter.v
...\program counter.v.bak
...\register file.v
...\register file.v.bak
...\tcl_stacktrace.txt
...\temporary register.v
...\temporary register.v.bak
...\test.v
...\test.v.bak
...\transcript
...\vsim.wlf
...\window pointer.v
...\window pointer.v.bak
...\.ork\@a@l\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\....@u\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\.c@d@l\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\...z@n\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\.d@i\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\...p\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.i@r\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.m\verilog.prw
...\....\..\verilog.psm
...\....\..\_primary.dat
...\....\..\_primary.dbs
...\....\..\_primary.vhd
...\....\.p@c\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.r@f\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.t@r\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.w@p\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\controller\verilog.prw
...\....\..........\verilog.psm
...\....\..........\_primary.dat
...\....\..........\_primary.dbs
...\address logic.v.bak
...\condition decoder logic.v
...\condition decoder logic.v.bak
...\controller.v
...\controller.v.bak
...\cpu flags.v
...\cpu flags.v.bak
...\CPU.cr.mti
...\CPU.mpf
...\CPU.v
...\CPU.v.bak
...\datapath.v
...\datapath.v.bak
...\direction register.v
...\direction register.v.bak
...\hw89-report.docx
...\instruction register.v
...\instruction register.v.bak
...\logic unit.v
...\logic unit.v.bak
...\memory.v
...\memory.v.bak
...\program counter.v
...\program counter.v.bak
...\register file.v
...\register file.v.bak
...\tcl_stacktrace.txt
...\temporary register.v
...\temporary register.v.bak
...\test.v
...\test.v.bak
...\transcript
...\vsim.wlf
...\window pointer.v
...\window pointer.v.bak
...\.ork\@a@l\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\....@u\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\.c@d@l\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\...z@n\verilog.prw
...\....\......\verilog.psm
...\....\......\_primary.dat
...\....\......\_primary.dbs
...\....\......\_primary.vhd
...\....\.d@i\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\...p\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.i@r\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.m\verilog.prw
...\....\..\verilog.psm
...\....\..\_primary.dat
...\....\..\_primary.dbs
...\....\..\_primary.vhd
...\....\.p@c\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.r@f\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.t@r\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\.w@p\verilog.prw
...\....\....\verilog.psm
...\....\....\_primary.dat
...\....\....\_primary.dbs
...\....\....\_primary.vhd
...\....\controller\verilog.prw
...\....\..........\verilog.psm
...\....\..........\_primary.dat
...\....\..........\_primary.dbs