文件名称:computer-architecture-lab
介绍说明－－下载内容均来自于网络，请自行研究使用
this document explain the majors of VERILOG language in a very efficient and briefly manner.this is very useful to learn about hardware design and implementing them by FPGAs.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
computer architecture lab.pdf