文件名称:cpu
介绍说明－－下载内容均来自于网络，请自行研究使用
用verilog实现的一个32位RISC处理器，能够实现简单的移位、加法等基本操作。-Verilog implementation with a 32-bit RISC processor to achieve a simple shift, addition and other basic operations.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cpu\alu\add.v
...\...\add_sixteen.v
...\...\ALU.v
...\...\four_adder.v
...\...\four_addersh.v
...\...\fulladder_gate.v
...\...\funnel_shifter.v
...\...\logic.v
...\...\multi_choice16.v
...\...\multi_choice2.v
...\...\multi_choice4.v
...\...\multi_choice8.v
...\...\shift.v
...\controller\controller.v
...\cpu.v
...\cpu.vwf
...\DataPath\decoder.v
...\........\IR.v
...\........\memory.v
...\........\mux32_32.v
...\........\ram.v
...\........\reg.v
...\........\registerfile.v
...\memory.mif
...\memory1.mif
...\readme.txt
...\alu
...\controller
...\DataPath
cpu
...\...\add_sixteen.v
...\...\ALU.v
...\...\four_adder.v
...\...\four_addersh.v
...\...\fulladder_gate.v
...\...\funnel_shifter.v
...\...\logic.v
...\...\multi_choice16.v
...\...\multi_choice2.v
...\...\multi_choice4.v
...\...\multi_choice8.v
...\...\shift.v
...\controller\controller.v
...\cpu.v
...\cpu.vwf
...\DataPath\decoder.v
...\........\IR.v
...\........\memory.v
...\........\mux32_32.v
...\........\ram.v
...\........\reg.v
...\........\registerfile.v
...\memory.mif
...\memory1.mif
...\readme.txt
...\alu
...\controller
...\DataPath
cpu