文件名称:verilog-Streamline-tutorial
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog HDL 语言具有下述描述能力：设计的行为特性、设计的数据流特性、设计的结构
组成以及包含响应监控和设计验证方面的时延和波形产生机制。所有这些都使用同一种建模
语言。此外， Verilog HDL语言提供了编程语言接口，通过该接口可以在模拟、验证期间从设
计外部访问设计，包括模拟的具体控制和运行。-Has the following descr iption of Verilog HDL language ability: the behavior of the design, the design characteristics of the data flow, composition and structure of the design included monitoring and design verification response delay and waveform generation mechanism. All use the same modeling language. In addition, Verilog HDL language provides a programming language interface, this interface can be through the simulation is externally accessible from the design during the design, including specific control and run the simulation.
组成以及包含响应监控和设计验证方面的时延和波形产生机制。所有这些都使用同一种建模
语言。此外， Verilog HDL语言提供了编程语言接口，通过该接口可以在模拟、验证期间从设
计外部访问设计，包括模拟的具体控制和运行。-Has the following descr iption of Verilog HDL language ability: the behavior of the design, the design characteristics of the data flow, composition and structure of the design included monitoring and design verification response delay and waveform generation mechanism. All use the same modeling language. In addition, Verilog HDL language provides a programming language interface, this interface can be through the simulation is externally accessible from the design during the design, including specific control and run the simulation.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog Streamline tutorial.PDF