文件名称:VLSIASS2
介绍说明--下载内容均来自于网络,请自行研究使用
Self timed pipelined adder
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 21840257vlsiass2.rar 列表 VLSIASS2\1_Bit_Pipeline_Adder.prj VLSIASS2\1_Bit_Pipeline_Adder.stx VLSIASS2\1_Bit_Pipeline_Adder.vhd VLSIASS2\1_Bit_Pipeline_Adder.xst VLSIASS2\1_Bit_Pipeline_Adder_vhdl.prj VLSIASS2\Adder_Register.cmd_log VLSIASS2\Adder_Register.lso VLSIASS2\Adder_Register.prj VLSIASS2\Adder_Register.stx VLSIASS2\Adder_Register.xst VLSIASS2\Adder_Register_vhdl.prj VLSIASS2\Bit_Pipeline_Adder.prj VLSIASS2\Bit_Pipeline_Adder.stx VLSIASS2\Bit_Pipeline_Adder.xst VLSIASS2\Bit_Pipeline_Adder_summary.html VLSIASS2\Bit_Pipeline_Adder_vhdl.prj VLSIASS2\C_Element.vhd VLSIASS2\C_MULLER_GATE.prj VLSIASS2\C_MULLER_GATE.stx VLSIASS2\C_MULLER_GATE.vhd VLSIASS2\C_MULLER_GATE.xst VLSIASS2\C_MULLER_GATE_vhdl.prj VLSIASS2\Delay_Element.prj VLSIASS2\Delay_Element.stx VLSIASS2\Delay_Element.vhd VLSIASS2\Delay_Element.xst VLSIASS2\Delay_Element_vhdl.prj VLSIASS2\EnableAndStart.prj VLSIASS2\EnableAndStart.stx VLSIASS2\EnableAndStart.vhd VLSIASS2\EnableAndStart.xst VLSIASS2\EnableAndStart_summary.html VLSIASS2\EnableAndStart_vhdl.prj VLSIASS2\Four_Delays.vhd VLSIASS2\Full_Adder.cmd_log VLSIASS2\Full_Adder.lso VLSIASS2\Full_Adder.ngc VLSIASS2\Full_Adder.ngr VLSIASS2\Full_Adder.prj VLSIASS2\Full_Adder.stx VLSIASS2\Full_Adder.syr VLSIASS2\Full_Adder.vhd VLSIASS2\Full_Adder.xst VLSIASS2\Full_Adder_summary.html VLSIASS2\Hand_Shake.cmd_log VLSIASS2\Hand_Shake.lso VLSIASS2\Hand_Shake.ngc VLSIASS2\Hand_Shake.ngr VLSIASS2\Hand_Shake.prj VLSIASS2\Hand_Shake.stx VLSIASS2\Hand_Shake.syr VLSIASS2\Hand_Shake.vhd VLSIASS2\Hand_Shake.xst VLSIASS2\Hand_Shake_summary.html VLSIASS2\Hand_Shake_vhdl.prj VLSIASS2\Inverter.prj VLSIASS2\Inverter.stx VLSIASS2\Inverter.vhd VLSIASS2\Inverter.xst VLSIASS2\Inverter_vhdl.prj VLSIASS2\pepExtractor.prj VLSIASS2\PipeLine_Adder.cmd_log VLSIASS2\PipeLine_Adder.lso VLSIASS2\PipeLine_Adder.ngc VLSIASS2\PipeLine_Adder.ngr VLSIASS2\PipeLine_Adder.prj VLSIASS2\PipeLine_Adder.stx VLSIASS2\PipeLine_Adder.syr VLSIASS2\PipeLine_Adder.vhd VLSIASS2\PipeLine_Adder.xst VLSIASS2\PipeLine_Adder_summary.html VLSIASS2\prjname.lso VLSIASS2\Register.prj VLSIASS2\Register.stx VLSIASS2\Register.vhd VLSIASS2\Register.xst VLSIASS2\Register_vhdl.prj VLSIASS2\results.txt VLSIASS2\TB_ADDERREGISTER.ado VLSIASS2\TB_ADDERREGISTER.ano VLSIASS2\TB_ADDERREGISTER.ant VLSIASS2\TB_ADDERREGISTER.jhd VLSIASS2\TB_ADDERREGISTER.tbw VLSIASS2\TB_ADDERREGISTER.vhw VLSIASS2\TB_ADDERREGISTER.xwv VLSIASS2\TB_ADDERREGISTER.xwv_bak VLSIASS2\TB_ADDERREGISTER_bencher.prj VLSIASS2\TB_Adder_Register.ado VLSIASS2\TB_Adder_Register.ano VLSIASS2\TB_Adder_Register.ant VLSIASS2\TB_Adder_Register.jhd VLSIASS2\TB_Adder_Register.tbw VLSIASS2\TB_Adder_Register.vhw VLSIASS2\TB_Adder_Register.xwv VLSIASS2\TB_Adder_Register.xwv.old VLSIASS2\TB_Adder_Register.xwv_bak VLSIASS2\TB_Adder_Register_bencher.prj VLSIASS2\TB_Bit_Pipeline_Adder.ado VLSIASS2\TB_Bit_Pipeline_Adder.ano VLSIASS2\TB_Bit_Pipeline_Adder.ant VLSIASS2\TB_Bit_Pipeline_Adder.jhd VLSIASS2\TB_Bit_Pipeline_Adder.tbw VLSIASS2\TB_Bit_Pipeline_Adder.vhw VLSIASS2\TB_Bit_Pipeline_Adder.xwv VLSIASS2\TB_Bit_Pipeline_Adder.xwv.old VLSIASS2\TB_Bit_Pipeline_Adder.xwv_bak VLSIASS2\TB_Bit_Pipeline_Adder_bencher.prj VLSIASS2\TB_C_MULLER_GATE.ado VLSIASS2\TB_C_MULLER_GATE.ano VLSIASS2\TB_C_MULLER_GATE.ant VLSIASS2\TB_C_MULLER_GATE.jhd VLSIASS2\TB_C_MULLER_GATE.tbw VLSIASS2\TB_C_MULLER_GATE.vhw VLSIASS2\TB_C_MULLER_GATE.xwv VLSIASS2\TB_C_MULLER_GATE.xwv.old VLSIASS2\TB_C_MULLER_GATE.xwv_bak VLSIASS2\TB_C_MULLER_GATE_bencher.prj VLSIASS2\TB_Full_Adder.ado VLSIASS2\TB_Full_Adder.ano VLSIASS2\TB_Full_Adder.ant VLSIASS2\TB_Full_Adder.fdo VLSIASS2\TB_Full_Adder.jhd VLSIASS2\TB_Full_Adder.tbw VLSIASS2\TB_Full_Adder.udo VLSIASS2\TB_Full_Adder.vhw VLSIASS2\TB_Full_Adder.xwv VLSIASS2\TB_Full_Adder.xwv.old VLSIASS2\TB_Full_Adder.xwv_bak VLSIASS2\TB_Full_Adder_bencher.prj VLSIASS2\TB_Hand_Shake.ado VLSIASS2\TB_Hand_Shake.ano VLSIASS2\TB_Hand_Shake.ant VLSIASS2\TB_Hand_Shake.fdo VLSIASS2\TB_Hand_Shake.jhd VLSIASS2\TB_Hand_Shake.tbw VLSIASS2\TB_Hand_Shake.udo VLSIASS2\TB_Hand_Shake.vhw VLSIASS2\TB_Hand_Shake.xwv VLSIASS2\TB_Hand_Shake.xwv.old VLSIASS2\TB_Hand_Shake.xwv_bak VLSIASS2\TB_Hand_Shake_bencher.prj VLSIASS2\TB_Pipeline_Adder.ado VLSIASS2\TB_Pipeline_Adder.ano VLSIASS2\TB_Pipeline_Adder.ant VLSIASS2\TB_Pipeline_Adder.fdo VLSIASS2\TB_Pipeline_Adder.jhd VLSIASS2\TB_Pipeline_Adder.tbw VLSIASS2\TB_Pipeline_Adder.udo VLSIASS2\TB_Pipeline_Adder.vhw VLSIASS2\TB_Pipeline_Adder.xwv VLSIASS2\TB_Pipeline_Adder.xwv_bak VLSIASS2\TB_Pipeline_Adder_bencher.prj VLSIASS2\transcript VLSIASS2\Two_Delays.prj VLSIASS2\Two_Delays.stx VLSIASS2\Two_Delays.vhd VLSIASS2\Two_Delays.xst VLSIASS2\Two_Delays_vhdl.prj VLSIASS2\vish_stacktrace.vstf VLSIASS2\VLSIASS2.ise VLSIASS2\VLSIASS2.ise_ISE_Backup VLSIASS2\VLSIASS2_ise9migration.zip VLSIASS2\vsim.wlf VLSIASS2\work\adder_register\behavioral.dat VLSIASS2\work\adder_register\behavioral.psm VLSIASS2\work\adder_register\_primary.dat VLSIASS2\work\bit_pipeline_adder\behavioral.dat VLSIASS2\work\bit_pipeline_adder\behavioral.psm VLSIASS2\work\bit_pipeline_adder\_primary.dat VLSIASS2\work\c_muller_gate\behavioral.dat VLSIASS2\work\c_muller_gate\behavioral.psm VLSIASS2\work\c_muller_gate\_primary.dat VLSIASS2\work\delay_element\behavioral.dat VLSIASS2\work\delay_element\behavioral.psm VLSIASS2\work\delay_element\_primary.dat VLSIASS2\work\enableandstart\behavioral.dat VLSIASS2\work\enableandstart\behavioral.psm VLSIASS2\work\enableandstart\_primary.dat VLSIASS2\work\full_adder\behavioral.dat VLSIASS2\work\full_adder\behavioral.psm VLSIASS2\work\full_adder\_primary.dat VLSIASS2\work\hand_shake\structural.dat VLSIASS2\work\hand_shake\structural.psm VLSIASS2\work\hand_shake\_primary.dat VLSIASS2\work\inverter\behavioral.dat VLSIASS2\work\inverter\behavioral.psm VLSIASS2\work\inverter\_primary.dat VLSIASS2\work\pipeline_adder\structural.dat VLSIASS2\work\pipeline_adder\structural.psm VLSIASS2\work\pipeline_adder\_primary.dat VLSIASS2\work\tb_adderregister\testbench_arch.dat VLSIASS2\work\tb_adderregister\testbench_arch.psm VLSIASS2\work\tb_adderregister\_primary.dat VLSIASS2\work\tb_adder_register\testbench_arch.dat VLSIASS2\work\tb_adder_register\testbench_arch.psm VLSIASS2\work\tb_adder_register\_primary.dat VLSIASS2\work\tb_bit_pipeline_adder\testbench_arch.dat VLSIASS2\work\tb_bit_pipeline_adder\testbench_arch.psm VLSIASS2\work\tb_bit_pipeline_adder\_primary.dat VLSIASS2\work\tb_c_muller_gate\testbench_arch.dat VLSIASS2\work\tb_c_muller_gate\testbench_arch.psm VLSIASS2\work\tb_c_muller_gate\_primary.dat VLSIASS2\work\tb_full_adder\testbench_arch.dat VLSIASS2\work\tb_full_adder\testbench_arch.psm VLSIASS2\work\tb_full_adder\_primary.dat VLSIASS2\work\tb_hand_shake\testbench_arch.dat VLSIASS2\work\tb_hand_shake\testbench_arch.psm VLSIASS2\work\tb_hand_shake\_primary.dat VLSIASS2\work\tb_pipeline_adder\testbench_arch.dat VLSIASS2\work\tb_pipeline_adder\testbench_arch.psm VLSIASS2\work\tb_pipeline_adder\_primary.dat VLSIASS2\work\two_delays\behavioral.dat VLSIASS2\work\two_delays\behavioral.psm VLSIASS2\work\two_delays\_primary.dat VLSIASS2\work\_info VLSIASS2\xst\work\hdllib.ref VLSIASS2\xst\work\hdpdeps.ref VLSIASS2\xst\work\sub00\vhpl00.vho VLSIASS2\xst\work\sub00\vhpl01.vho VLSIASS2\xst\work\sub00\vhpl02.vho VLSIASS2\xst\work\sub00\vhpl03.vho VLSIASS2\xst\work\sub00\vhpl04.vho VLSIASS2\xst\work\sub00\vhpl05.vho VLSIASS2\xst\work\sub00\vhpl06.vho VLSIASS2\xst\work\sub00\vhpl07.vho VLSIASS2\xst\work\sub00\vhpl08.vho VLSIASS2\xst\work\sub00\vhpl09.vho VLSIASS2\xst\work\sub00\vhpl10.vho VLSIASS2\xst\work\sub00\vhpl11.vho VLSIASS2\_xmsgs\xst.xmsgs VLSIASS2\xst\work\sub00 VLSIASS2\work\adder_register VLSIASS2\work\bit_pipeline_adder VLSIASS2\work\c_muller_gate VLSIASS2\work\delay_element VLSIASS2\work\enableandstart VLSIASS2\work\full_adder VLSIASS2\work\hand_shake VLSIASS2\work\inverter VLSIASS2\work\pipeline_adder VLSIASS2\work\tb_adderregister VLSIASS2\work\tb_adder_register VLSIASS2\work\tb_bit_pipeline_adder VLSIASS2\work\tb_c_muller_gate VLSIASS2\work\tb_full_adder VLSIASS2\work\tb_hand_shake VLSIASS2\work\tb_pipeline_adder VLSIASS2\work\two_delays VLSIASS2\xst\file graph VLSIASS2\xst\work VLSIASS2\templates VLSIASS2\work VLSIASS2\xst VLSIASS2\_xmsgs VLSIASS2