文件名称:verilog
介绍说明－－下载内容均来自于网络，请自行研究使用
介绍了一种硬件控制的自动数据采集系统的设计方法，包括数字系统自顶向下
(1DP—DOwN)的设计思路，Vernog}Ⅱ)L对系统硬件的描述和状态机的设计-Introduced a hardware-controlled automated data acquisition system design, including digital systems from top to bottom (1DP-DOwN) design ideas, Vernog} Ⅱ) L of the system hardware descr iption and design of state machine
(1DP—DOwN)的设计思路，Vernog}Ⅱ)L对系统硬件的描述和状态机的设计-Introduced a hardware-controlled automated data acquisition system design, including digital systems from top to bottom (1DP-DOwN) design ideas, Vernog} Ⅱ) L of the system hardware descr iption and design of state machine
(系统自动生成,下载前可以参看下载内容)
下载文件列表
图像采集、存储控制verilog源代码\LWBBUSCHANGE.doc
...............................\Memory Address Decode.doc
...............................\SAA7113 Control Logic.doc
...............................\SRAM INTERFACE.doc
...............................\test.doc
图像采集、存储控制verilog源代码
摄像头采集图像的实现.pdf
...............................\Memory Address Decode.doc
...............................\SAA7113 Control Logic.doc
...............................\SRAM INTERFACE.doc
...............................\test.doc
图像采集、存储控制verilog源代码
摄像头采集图像的实现.pdf