文件名称:44317447-Vhdl-Sim-Syn
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
This document is meant to be an introduction to VHDL both as a simulation language and an input
language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design
Laboratory taught at the University of Twente in the years 1993-2002.1 The text has undergone a major
revision in order to be suitable for use in the elective course VLSI System Design.2
Before presenting the syntax of the language, first some general background information on top-down
design and the design trajectory is presented. The document then continues with a short explanation of
the simulation principles that the language assumes. The last part of the document deals with synthesis
issues.
language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design
Laboratory taught at the University of Twente in the years 1993-2002.1 The text has undergone a major
revision in order to be suitable for use in the elective course VLSI System Design.2
Before presenting the syntax of the language, first some general background information on top-down
design and the design trajectory is presented. The document then continues with a short explanation of
the simulation principles that the language assumes. The last part of the document deals with synthesis
issues.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
44317447-Vhdl-Sim-Syn.pdf