文件名称:HighSpeedFIFOsInSpartan-IIFPGAs
介绍说明－－下载内容均来自于网络，请自行研究使用
This application note describes how to build high-speed FIFOs using the Block SelectRAM+
memory in the Spartan™ -II FPGAs. Verilog and VHDL code is available for the design. The
design is for a 512x8 FIFO, but each port structure can be changed if the control logic is
changed accordingly. Both a common-clock version and an independent-clock version are
described.
memory in the Spartan™ -II FPGAs. Verilog and VHDL code is available for the design. The
design is for a 512x8 FIFO, but each port structure can be changed if the control logic is
changed accordingly. Both a common-clock version and an independent-clock version are
described.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
High+Speed+FIFOs+In+Spartan-II+FPGAs.pdf