文件名称:FPGAdevelopmentboardhigh-speeddigitalsignalacquisi

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [HTML]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 114kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • zhon****
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

主要是利用ALTERA公司的EP2C70型号FPGA开发板进行高速、连续数字信号采集VHDL程序!-Basically is to use ALTERA company EP2C70 model FPGA development board high-speed digital signal acquisition VHDL and continuous program!
(系统自动生成,下载前可以参看下载内容)

下载文件列表

FPGA的高速数据采集程序的编写(VHDL语言)\HighSpeedAD\db\hsad.asm.qmsg

......................................\...........\..\hsad.cbx.xml

......................................\...........\..\hsad.cmp.ecobp

......................................\...........\..\hsad.cmp.rdb

......................................\...........\..\hsad.cmp0.ddb

......................................\...........\..\hsad.cmp_bb.cdb

......................................\...........\..\hsad.cmp_bb.hdb

......................................\...........\..\hsad.cmp_bb.logdb

......................................\...........\..\hsad.cmp_bb.rcf

......................................\...........\..\hsad.dbp

......................................\...........\..\hsad.db_info

......................................\...........\..\hsad.eco.cdb

......................................\...........\..\hsad.fit.qmsg

......................................\...........\..\hsad.hier_info

......................................\...........\..\hsad.hif

......................................\...........\..\hsad.map.ecobp

......................................\...........\..\hsad.map.qmsg

......................................\...........\..\hsad.map_bb.logdb

......................................\...........\..\hsad.merge.qmsg

......................................\...........\..\hsad.pre_map.cdb

......................................\...........\..\hsad.pre_map.hdb

......................................\...........\..\hsad.psp

......................................\...........\..\hsad.pss

......................................\...........\..\hsad.rtlv.hdb

......................................\...........\..\hsad.rtlv_sg.cdb

......................................\...........\..\hsad.rtlv_sg_swap.cdb

......................................\...........\..\hsad.sgdiff.cdb

......................................\...........\..\hsad.sgdiff.hdb

......................................\...........\..\hsad.sld_design_entry.sci

......................................\...........\..\hsad.sld_design_entry_dsc.sci

......................................\...........\..\hsad.syn_hier_info

......................................\...........\..\hsad.tan.qmsg

......................................\...........\hsad.asm.rpt

......................................\...........\hsad.done

......................................\...........\hsad.fit.rpt

......................................\...........\hsad.fit.smsg

......................................\...........\hsad.fit.summary

......................................\...........\hsad.flow.rpt

......................................\...........\hsad.map.rpt

......................................\...........\hsad.map.summary

......................................\...........\hsad.merge.rpt

......................................\...........\hsad.pin

......................................\...........\hsad.pof

......................................\...........\hsad.qpf

......................................\...........\hsad.qsf

......................................\...........\hsad.qws

......................................\...........\hsad.sof

......................................\...........\hsad.tan.rpt

......................................\...........\hsad.vhd

......................................\...........\pll50.cmp

......................................\...........\pll50.ppf

......................................\...........\pll50.vhd

......................................\...........\pll50_wave0.jpg

......................................\...........\pll50_waveforms.html

......................................\使用说明请参看右侧注释====〉〉.txt

......................................\HighSpeedAD\db

......................................\HighSpeedAD

FPGA的高速数据采集程序的编写(VHDL语言)

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org