文件名称:sync_fifo
介绍说明－－下载内容均来自于网络，请自行研究使用
这个实现了一个异步的fifo ,通过同步的方法把异步fifo变为同步的fifo来实现，简化了硬件实现的工程-This implements an asynchronous fifo, by synchronizing the asynchronous method into a synchronous fifo fifo to achieve, simplifying the hardware implementation of the project
(系统自动生成,下载前可以参看下载内容)
下载文件列表
sync_fifo\dp_ram.v
.........\wlftnah16m
.........\aaaa.cr.mti
.........\aaaa.mpf
.........\sync_fifo.v
.........\sync_fifo2.v
.........\t_fifo.v
.........\makefile
.........\work\_info
.........\....\.temp\vlogateb2h
.........\....\.....\vlognd0srx
.........\....\.....\vlogs8jyri
.........\....\.....\vlogn15swh
.........\....\.....\vlog9y88qj
.........\....\.....\vlog9nzrsd
.........\....\.....\vlogyakakb
.........\....\.....\vlogen37hx
.........\....\.....\vlog73q009
.........\....\_vmake
.........\....\dp_ram\_primary.vhd
.........\....\......\verilog.asm
.........\....\......\verilog.rw
.........\....\......\_primary.dbs
.........\....\......\_primary.dat
.........\....\t_fifo\_primary.vhd
.........\....\......\verilog.asm
.........\....\......\verilog.rw
.........\....\......\_primary.dbs
.........\....\......\_primary.dat
.........\....\sync_fifo\_primary.vhd
.........\....\.........\verilog.asm
.........\....\.........\verilog.rw
.........\....\.........\_primary.dbs
.........\....\.........\_primary.dat
.........\transcript
.........\vsim.wlf
.........\work\_temp
.........\....\dp_ram
.........\....\t_fifo
.........\....\sync_fifo
.........\work
sync_fifo
.........\wlftnah16m
.........\aaaa.cr.mti
.........\aaaa.mpf
.........\sync_fifo.v
.........\sync_fifo2.v
.........\t_fifo.v
.........\makefile
.........\work\_info
.........\....\.temp\vlogateb2h
.........\....\.....\vlognd0srx
.........\....\.....\vlogs8jyri
.........\....\.....\vlogn15swh
.........\....\.....\vlog9y88qj
.........\....\.....\vlog9nzrsd
.........\....\.....\vlogyakakb
.........\....\.....\vlogen37hx
.........\....\.....\vlog73q009
.........\....\_vmake
.........\....\dp_ram\_primary.vhd
.........\....\......\verilog.asm
.........\....\......\verilog.rw
.........\....\......\_primary.dbs
.........\....\......\_primary.dat
.........\....\t_fifo\_primary.vhd
.........\....\......\verilog.asm
.........\....\......\verilog.rw
.........\....\......\_primary.dbs
.........\....\......\_primary.dat
.........\....\sync_fifo\_primary.vhd
.........\....\.........\verilog.asm
.........\....\.........\verilog.rw
.........\....\.........\_primary.dbs
.........\....\.........\_primary.dat
.........\transcript
.........\vsim.wlf
.........\work\_temp
.........\....\dp_ram
.........\....\t_fifo
.........\....\sync_fifo
.........\work
sync_fifo