文件名称:Example-b8-1
介绍说明－－下载内容均来自于网络，请自行研究使用
每个工程示例都包括了该工程的项目文件、源文件、报告文件和生成结果等文件，读者可以用Quartus II或相应的软件直接打开。设计源文件根据设计输入类型分为源代码或原理图等。-Each project examples include the project files of the project, source files, report files and generate the results files, the reader can use Quartus II or the software to directly open the corresponding. Design source file type according to the design input into the source code or schematic diagram, etc.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Example-b8-1\Altera_lib_files\220model.txt
............\................\220model.v
............\................\220model.vhd
............\................\220model_87.vhd
............\................\220pack.vhd
............\................\altera_mf.txt
............\................\altera_mf.v
............\................\altera_mf.vhd
............\................\altera_mf_87.vhd
............\................\altera_mf_components.vhd
............\................\stratix_atoms.v
............\................\stratix_atoms.vhd
............\................\stratix_components.vhd
............\func_sim\dpram8x32.v
............\........\func_sim.cr.mti
............\........\func_sim.mpf
............\........\func_sim_wave.wlf
............\........\pllx2.v
............\........\pll_ram.v
............\........\pll_ram_tb.v
............\........\transcript
............\........\vsim.wlf
............\........\wave.bmp
............\........\wave.do
............\........\.ork\dpram8x32\verilog.asm
............\........\....\.........\_primary.dat
............\........\....\.........\_primary.vhd
............\........\....\pllx2\verilog.asm
............\........\....\.....\_primary.dat
............\........\....\.....\_primary.vhd
............\........\....\..._ram\verilog.asm
............\........\....\.......\_primary.dat
............\........\....\.......\_primary.vhd
............\........\....\......._tb\verilog.asm
............\........\....\..........\_primary.dat
............\........\....\..........\_primary.vhd
............\........\....\_info
............\pll_ram\cmp_state.ini
............\.......\db\altsyncram_7bc1.tdf
............\.......\..\pll_ram.asm.qmsg
............\.......\..\pll_ram.cmp.cdb
............\.......\..\pll_ram.cmp.ddb
............\.......\..\pll_ram.cmp.hdb
............\.......\..\pll_ram.cmp.rdb
............\.......\..\pll_ram.cmp.tdb
............\.......\..\pll_ram.csf.qmsg
............\.......\..\pll_ram.db_info
............\.......\..\pll_ram.eda.qmsg
............\.......\..\pll_ram.fit.qmsg
............\.......\..\pll_ram.hif
............\.......\..\pll_ram.icc
............\.......\..\pll_ram.map.cdb
............\.......\..\pll_ram.map.hdb
............\.......\..\pll_ram.map.qmsg
............\.......\..\pll_ram.pll_ram.sld_design_entry.sci
............\.......\..\pll_ram.pre_map.hdb
............\.......\..\pll_ram.project.hdb
............\.......\..\pll_ram.rtlv.hdb
............\.......\..\pll_ram.rtlv_sg.cdb
............\.......\..\pll_ram.rtlv_sg_swap.cdb
............\.......\..\pll_ram.sgdiff.cdb
............\.......\..\pll_ram.sgdiff.hdb
............\.......\..\pll_ram.signalprobe.cdb
............\.......\..\pll_ram.tan.qmsg
............\.......\..\pll_ram_cmp.qrpt
............\.......\..\pll_ram_hier_info
............\.......\..\pll_ram_syn_hier_info
............\.......\dpram8x32.v
............\.......\pllx2.v
............\.......\pll_ram.asm.rpt
............\.......\pll_ram.done
............\.......\pll_ram.eda.rpt
............\.......\pll_ram.fit.eqn
............\.......\pll_ram.fit.rpt
............\.......\pll_ram.flow.rpt
............\.......\pll_ram.map.eqn
............\.......\pll_ram.map.rpt
............\.......\pll_ram.pin
............\.......\pll_ram.pof
............\.......\pll_ram.qpf
............\.......\pll_ram.qsf
............\.......\pll_ram.qws
............\.......\pll_ram.sof
............\.......\pll_ram.tan.rpt
............\.......\pll_ram.tan.summary
............\.......\pll_ram.v
............\.......\simulation\modelsim\pll_ram.vo
............\.......\..........\........\pll_ram_modelsim.xrf
............\.......\..........\........\pll_ram_v.sdo
............\source\dpram8x32.v
............\......\dpram8x32_bb.v
............\......\dpram8x32_wave0.jpg
............\......\dpram8x32_wave1.jpg
............\......\dpram8x32_wave2.jpg
............\......\dpram8x32_wave3.jpg
............\......\dpram8x32_waveforms.html
............\......\pllx2.v
............\......\pllx2_bb.v
............\......\pll_ram.v
............\......\pll_ram_tb.v
............\................\220model.v
............\................\220model.vhd
............\................\220model_87.vhd
............\................\220pack.vhd
............\................\altera_mf.txt
............\................\altera_mf.v
............\................\altera_mf.vhd
............\................\altera_mf_87.vhd
............\................\altera_mf_components.vhd
............\................\stratix_atoms.v
............\................\stratix_atoms.vhd
............\................\stratix_components.vhd
............\func_sim\dpram8x32.v
............\........\func_sim.cr.mti
............\........\func_sim.mpf
............\........\func_sim_wave.wlf
............\........\pllx2.v
............\........\pll_ram.v
............\........\pll_ram_tb.v
............\........\transcript
............\........\vsim.wlf
............\........\wave.bmp
............\........\wave.do
............\........\.ork\dpram8x32\verilog.asm
............\........\....\.........\_primary.dat
............\........\....\.........\_primary.vhd
............\........\....\pllx2\verilog.asm
............\........\....\.....\_primary.dat
............\........\....\.....\_primary.vhd
............\........\....\..._ram\verilog.asm
............\........\....\.......\_primary.dat
............\........\....\.......\_primary.vhd
............\........\....\......._tb\verilog.asm
............\........\....\..........\_primary.dat
............\........\....\..........\_primary.vhd
............\........\....\_info
............\pll_ram\cmp_state.ini
............\.......\db\altsyncram_7bc1.tdf
............\.......\..\pll_ram.asm.qmsg
............\.......\..\pll_ram.cmp.cdb
............\.......\..\pll_ram.cmp.ddb
............\.......\..\pll_ram.cmp.hdb
............\.......\..\pll_ram.cmp.rdb
............\.......\..\pll_ram.cmp.tdb
............\.......\..\pll_ram.csf.qmsg
............\.......\..\pll_ram.db_info
............\.......\..\pll_ram.eda.qmsg
............\.......\..\pll_ram.fit.qmsg
............\.......\..\pll_ram.hif
............\.......\..\pll_ram.icc
............\.......\..\pll_ram.map.cdb
............\.......\..\pll_ram.map.hdb
............\.......\..\pll_ram.map.qmsg
............\.......\..\pll_ram.pll_ram.sld_design_entry.sci
............\.......\..\pll_ram.pre_map.hdb
............\.......\..\pll_ram.project.hdb
............\.......\..\pll_ram.rtlv.hdb
............\.......\..\pll_ram.rtlv_sg.cdb
............\.......\..\pll_ram.rtlv_sg_swap.cdb
............\.......\..\pll_ram.sgdiff.cdb
............\.......\..\pll_ram.sgdiff.hdb
............\.......\..\pll_ram.signalprobe.cdb
............\.......\..\pll_ram.tan.qmsg
............\.......\..\pll_ram_cmp.qrpt
............\.......\..\pll_ram_hier_info
............\.......\..\pll_ram_syn_hier_info
............\.......\dpram8x32.v
............\.......\pllx2.v
............\.......\pll_ram.asm.rpt
............\.......\pll_ram.done
............\.......\pll_ram.eda.rpt
............\.......\pll_ram.fit.eqn
............\.......\pll_ram.fit.rpt
............\.......\pll_ram.flow.rpt
............\.......\pll_ram.map.eqn
............\.......\pll_ram.map.rpt
............\.......\pll_ram.pin
............\.......\pll_ram.pof
............\.......\pll_ram.qpf
............\.......\pll_ram.qsf
............\.......\pll_ram.qws
............\.......\pll_ram.sof
............\.......\pll_ram.tan.rpt
............\.......\pll_ram.tan.summary
............\.......\pll_ram.v
............\.......\simulation\modelsim\pll_ram.vo
............\.......\..........\........\pll_ram_modelsim.xrf
............\.......\..........\........\pll_ram_v.sdo
............\source\dpram8x32.v
............\......\dpram8x32_bb.v
............\......\dpram8x32_wave0.jpg
............\......\dpram8x32_wave1.jpg
............\......\dpram8x32_wave2.jpg
............\......\dpram8x32_wave3.jpg
............\......\dpram8x32_waveforms.html
............\......\pllx2.v
............\......\pllx2_bb.v
............\......\pll_ram.v
............\......\pll_ram_tb.v