文件名称:tut_signaltapII_verilogDE2
介绍说明－－下载内容均来自于网络，请自行研究使用
Altera公司原版设计手册，关于signaltap ii。-This tutorial explains how to use the SignalTap II feature within Altera’s Quartus
R
II software. The Signal-
Tap II Embedded Logic Analyzer is a system-level debugging tool that captures and displays signals in circuits
designed for implementation in Altera’s FPGAs.
R
II software. The Signal-
Tap II Embedded Logic Analyzer is a system-level debugging tool that captures and displays signals in circuits
designed for implementation in Altera’s FPGAs.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
tut_signaltapII_verilogDE2.pdf