文件名称:verilogpractice1-9code
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog练习1-9代码，Sopc中硬件描写语言及程序，以及modelslim软件调试-Exercise 1-9 verilog code, Sopc in hardware descr iption language and procedures, and modelslim software debugging
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog练习1-9代码\Verilog练习1-9.txt
..................\x1\compare.v
..................\..\compare_tb.v
..................\..\transcript
..................\.._1\compare-tb.v
..................\....\compare.v
..................\.2\half-tb.v
..................\..\half.v
..................\..\vsim.wlf
..................\..\work\half_clk\verilog.asm
..................\..\....\........\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\top\verilog.asm
..................\..\....\...\_primary.dat
..................\..\....\...\_primary.vhd
..................\..\....\_info
..................\..\x2.cr.mti
..................\..\x2.mpf
..................\.3\fpin-tb.v
..................\..\fpin-tb.v.bak
..................\..\fpin.v
..................\..\transcript
..................\..\vsim.wlf
..................\..\work\division_@top\verilog.asm
..................\..\....\.............\_primary.dat
..................\..\....\.............\_primary.vhd
..................\..\....\fdivision\verilog.asm
..................\..\....\.........\_primary.dat
..................\..\....\.........\_primary.vhd
..................\..\....\_info
..................\..\....\.opt\work_division_@top_fast.asm
..................\..\....\....\work_division_@top_fast.dt2
..................\..\....\....\work_fdivision_fast.dt2
..................\..\....\....\work__info
..................\..\....\....\_deps
..................\..\x3.cr.mti
..................\..\x3.mpf
..................\.4\blocking.v
..................\..\compareTop.v
..................\..\non_blocking.v
..................\..\vsim.wlf
..................\..\wave.bmp
..................\..\.ork\blocking\verilog.asm
..................\..\....\........\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\compare@top\verilog.asm
..................\..\....\...........\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\non_blocking\verilog.asm
..................\..\....\............\_primary.dat
..................\..\....\............\_primary.vhd
..................\..\....\_info
..................\..\x2.cr.mti
..................\..\x2.mpf
..................\.5\alu.v
..................\..\alutest.v
..................\..\vsim.wlf
..................\..\work\alu\verilog.asm
..................\..\....\...\_primary.dat
..................\..\....\...\_primary.vhd
..................\..\....\...test\verilog.asm
..................\..\....\.......\_primary.dat
..................\..\....\.......\_primary.vhd
..................\..\....\_info
..................\..\x5.cr.mti
..................\..\x5.mpf
..................\.6\tryfuctTop.v
..................\..\tryfunct.v
..................\..\tryfunct.v.bak
..................\..\work\tryfunct\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\_info
..................\..\x6.cr.mti
..................\..\x6.mpf
..................\.7\sort4.v
..................\..\task_Top.v
..................\..\task_Top.v.bak
..................\..\work\sort4\_primary.dat
..................\..\....\.....\_primary.vhd
..................\..\....\_info
..................\..\x7.cr.mti
..................\..\x7.mpf
..................\.8\seqdet-top.v
..................\..\seqdet.v
..................\..\vsim.wlf
..................\..\wave.bmp
..................\..\.ork\seqdet\verilog.asm
..................\..\....\......\_primary.dat
..................\..\....\......\_primary.vhd
..................\..\....\......_@top\verilog.asm
..................\..\....\...........\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\_info
..................\..\x8.cr.mti
..................\..\x8.mpf
..................\.9\work\writing\_primary.dat
..................\..\....\.......\_primary.vhd
..................\..\....\.......@top\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\_info
..................\x1\compare.v
..................\..\compare_tb.v
..................\..\transcript
..................\.._1\compare-tb.v
..................\....\compare.v
..................\.2\half-tb.v
..................\..\half.v
..................\..\vsim.wlf
..................\..\work\half_clk\verilog.asm
..................\..\....\........\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\top\verilog.asm
..................\..\....\...\_primary.dat
..................\..\....\...\_primary.vhd
..................\..\....\_info
..................\..\x2.cr.mti
..................\..\x2.mpf
..................\.3\fpin-tb.v
..................\..\fpin-tb.v.bak
..................\..\fpin.v
..................\..\transcript
..................\..\vsim.wlf
..................\..\work\division_@top\verilog.asm
..................\..\....\.............\_primary.dat
..................\..\....\.............\_primary.vhd
..................\..\....\fdivision\verilog.asm
..................\..\....\.........\_primary.dat
..................\..\....\.........\_primary.vhd
..................\..\....\_info
..................\..\....\.opt\work_division_@top_fast.asm
..................\..\....\....\work_division_@top_fast.dt2
..................\..\....\....\work_fdivision_fast.dt2
..................\..\....\....\work__info
..................\..\....\....\_deps
..................\..\x3.cr.mti
..................\..\x3.mpf
..................\.4\blocking.v
..................\..\compareTop.v
..................\..\non_blocking.v
..................\..\vsim.wlf
..................\..\wave.bmp
..................\..\.ork\blocking\verilog.asm
..................\..\....\........\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\compare@top\verilog.asm
..................\..\....\...........\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\non_blocking\verilog.asm
..................\..\....\............\_primary.dat
..................\..\....\............\_primary.vhd
..................\..\....\_info
..................\..\x2.cr.mti
..................\..\x2.mpf
..................\.5\alu.v
..................\..\alutest.v
..................\..\vsim.wlf
..................\..\work\alu\verilog.asm
..................\..\....\...\_primary.dat
..................\..\....\...\_primary.vhd
..................\..\....\...test\verilog.asm
..................\..\....\.......\_primary.dat
..................\..\....\.......\_primary.vhd
..................\..\....\_info
..................\..\x5.cr.mti
..................\..\x5.mpf
..................\.6\tryfuctTop.v
..................\..\tryfunct.v
..................\..\tryfunct.v.bak
..................\..\work\tryfunct\_primary.dat
..................\..\....\........\_primary.vhd
..................\..\....\_info
..................\..\x6.cr.mti
..................\..\x6.mpf
..................\.7\sort4.v
..................\..\task_Top.v
..................\..\task_Top.v.bak
..................\..\work\sort4\_primary.dat
..................\..\....\.....\_primary.vhd
..................\..\....\_info
..................\..\x7.cr.mti
..................\..\x7.mpf
..................\.8\seqdet-top.v
..................\..\seqdet.v
..................\..\vsim.wlf
..................\..\wave.bmp
..................\..\.ork\seqdet\verilog.asm
..................\..\....\......\_primary.dat
..................\..\....\......\_primary.vhd
..................\..\....\......_@top\verilog.asm
..................\..\....\...........\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\_info
..................\..\x8.cr.mti
..................\..\x8.mpf
..................\.9\work\writing\_primary.dat
..................\..\....\.......\_primary.vhd
..................\..\....\.......@top\_primary.dat
..................\..\....\...........\_primary.vhd
..................\..\....\_info