文件名称:cout_asyn
介绍说明－－下载内容均来自于网络，请自行研究使用
基于verilog的计数器设计，本例程将实现四位异步二进制计数器的功能，同时给出了同步二进制计数器和同步十进制计数器的VerilogHDL程序-Verilog counter based design, this routine will achieve the functions of four asynchronous binary counter, synchronous binary counter is given and synchronous decimal counter VerilogHDL procedures
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cout_asyn
.........\component
.........\constraint
.........\coreconsole
.........\cout_asyn.prj
.........\designer
.........\........\impl1
.........\........\.....\cout_asyn.adb
.........\........\.....\cout_asyn.dtf
.........\........\.....\.............\verify.log
.........\........\.....\cout_asyn.ide_des
.........\........\.....\cout_asyn.pdb
.........\........\.....\cout_asyn.pdb.depends
.........\........\.....\cout_asyn.tcl
.........\........\.....\cout_asyn_fp
.........\........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
.........\........\.....\............\cout_asyn.log
.........\........\.....\............\cout_asyn.pro
.........\........\.....\............\projectData
.........\........\.....\............\...........\cout_asyn.pdb
.........\........\.....\designer.log
.........\........\.....\simulation
.........\hdl
.........\...\clk_div.v
.........\...\cout_asyn.v
.........\phy_synthesis
.........\simulation
.........\..........\modelsim.ini
.........\smartgen
.........\........\smartgen.aws
.........\stimulus
.........\synthesis
.........\.........\.recordref
.........\.........\backup
.........\.........\coreip
.........\.........\cout_asyn.areasrr
.........\.........\cout_asyn.edn
.........\.........\cout_asyn.map
.........\.........\cout_asyn.pdc
.........\.........\cout_asyn.sdf
.........\.........\cout_asyn.so
.........\.........\cout_asyn.srd
.........\.........\cout_asyn.srm
.........\.........\cout_asyn.srr
.........\.........\cout_asyn.srs
.........\.........\cout_asyn.szr
.........\.........\cout_asyn.tlg
.........\.........\cout_asyn_sdc.sdc
.........\.........\cout_asyn_syn.prj
.........\.........\run_options.txt
.........\.........\stdout.log
.........\.........\syntmp
.........\.........\......\cout_asyn.plg
.........\.........\traplog.tlg
.........\viewdraw
.........\........\sch
.........\........\sym
.........\........\vf
.........\........\..\project.lst
.........\........\viewdraw.ini
.........\........\wir
.........\component
.........\constraint
.........\coreconsole
.........\cout_asyn.prj
.........\designer
.........\........\impl1
.........\........\.....\cout_asyn.adb
.........\........\.....\cout_asyn.dtf
.........\........\.....\.............\verify.log
.........\........\.....\cout_asyn.ide_des
.........\........\.....\cout_asyn.pdb
.........\........\.....\cout_asyn.pdb.depends
.........\........\.....\cout_asyn.tcl
.........\........\.....\cout_asyn_fp
.........\........\.....\............\$$FlashPro_FPBBALTLPT1.L$$
.........\........\.....\............\cout_asyn.log
.........\........\.....\............\cout_asyn.pro
.........\........\.....\............\projectData
.........\........\.....\............\...........\cout_asyn.pdb
.........\........\.....\designer.log
.........\........\.....\simulation
.........\hdl
.........\...\clk_div.v
.........\...\cout_asyn.v
.........\phy_synthesis
.........\simulation
.........\..........\modelsim.ini
.........\smartgen
.........\........\smartgen.aws
.........\stimulus
.........\synthesis
.........\.........\.recordref
.........\.........\backup
.........\.........\coreip
.........\.........\cout_asyn.areasrr
.........\.........\cout_asyn.edn
.........\.........\cout_asyn.map
.........\.........\cout_asyn.pdc
.........\.........\cout_asyn.sdf
.........\.........\cout_asyn.so
.........\.........\cout_asyn.srd
.........\.........\cout_asyn.srm
.........\.........\cout_asyn.srr
.........\.........\cout_asyn.srs
.........\.........\cout_asyn.szr
.........\.........\cout_asyn.tlg
.........\.........\cout_asyn_sdc.sdc
.........\.........\cout_asyn_syn.prj
.........\.........\run_options.txt
.........\.........\stdout.log
.........\.........\syntmp
.........\.........\......\cout_asyn.plg
.........\.........\traplog.tlg
.........\viewdraw
.........\........\sch
.........\........\sym
.........\........\vf
.........\........\..\project.lst
.........\........\viewdraw.ini
.........\........\wir