文件名称:VHDLsample
介绍说明--下载内容均来自于网络,请自行研究使用
英国诺森比亚大学的vhdl语言例程集锦,英文原版。
包含很多优秀的VHDL语言范例,可供学习。所有程序均可在符合IEEE标准的模拟器上模拟。-This file contains a selection of VHDL source files which serve to illustrate the diversity and power of the language when used to describe various types of hardware. The examples range from simple combinational logic, described in
terms of basic logic gates, to more complex systems, such as a behavioural model of a microprocessor and associated memory. All of the examples can be simulated using any IEEE compliant VHDL simulator and many can be
synthesised using current synthesis tools.
包含很多优秀的VHDL语言范例,可供学习。所有程序均可在符合IEEE标准的模拟器上模拟。-This file contains a selection of VHDL source files which serve to illustrate the diversity and power of the language when used to describe various types of hardware. The examples range from simple combinational logic, described in
terms of basic logic gates, to more complex systems, such as a behavioural model of a microprocessor and associated memory. All of the examples can be simulated using any IEEE compliant VHDL simulator and many can be
synthesised using current synthesis tools.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
vhdl语言例程集锦vhdlsample.pdf