文件名称:dct
介绍说明－－下载内容均来自于网络，请自行研究使用
DCT的FPGA实现，用verilog语言把DCT的快速算法即LOEFFLER算法表示出来。-DCT-FPGA, with the verilog language to the fast DCT algorithm, which is LOEFFLER algorithm that out.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
dct\automake.log
...\coregen.log
...\coregen.prj
...\dct.cmd_log
...\dct.dhp
...\dct.lso
...\dct.ngc
...\dct.ngr
...\dct.npl
...\dct.prj
...\dct.stx
...\dct.syr
...\dct.v
...\dct_dct_t2_v_tf.fdo
...\dct_dct_t2_v_tf.udo
...\dct_t2.v
...\dct_vhdl.prj
...\multiplier.cmd_log
...\multiplier.lso
...\multiplier.ngc
...\multiplier.ngr
...\multiplier.prj
...\multiplier.stx
...\multiplier.syr
...\multiplier_vhdl.prj
...\transcript
...\vsim.wlf
...\work\dct\verilog.asm
...\....\...\_primary.dat
...\....\...\_primary.vhd
...\....\dct
...\....\..._dct_t2_v_tf\verilog.asm
...\....\...............\_primary.dat
...\....\...............\_primary.vhd
...\....\dct_dct_t2_v_tf
...\....\.........3_v_tf\verilog.asm
...\....\...............\_primary.dat
...\....\...............\_primary.vhd
...\....\dct_dct_t3_v_tf
...\....\........._v_tf\verilog.asm
...\....\..............\_primary.dat
...\....\..............\_primary.vhd
...\....\dct_dct_t_v_tf
...\....\glbl\verilog.asm
...\....\....\_primary.dat
...\....\....\_primary.vhd
...\....\glbl
...\....\multiplier\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\multiplier
...\....\_info
...\work
...\xst\work\hdllib.ref
...\...\....\vlg27\dct.bin
...\...\....\vlg27
...\...\....\...7B\multiplier.bin
...\...\....\vlg7B
...\...\work
...\xst
...\__projnav\coregen.rsp
...\.........\createTF.err
...\.........\dct.gfl
...\.........\dct.xst
...\.........\dct_flowplus.gfl
...\.........\multiplier.xst
...\.........\runXst_tcl.rsp
...\__projnav
...\__projnav.log
dct
...\coregen.log
...\coregen.prj
...\dct.cmd_log
...\dct.dhp
...\dct.lso
...\dct.ngc
...\dct.ngr
...\dct.npl
...\dct.prj
...\dct.stx
...\dct.syr
...\dct.v
...\dct_dct_t2_v_tf.fdo
...\dct_dct_t2_v_tf.udo
...\dct_t2.v
...\dct_vhdl.prj
...\multiplier.cmd_log
...\multiplier.lso
...\multiplier.ngc
...\multiplier.ngr
...\multiplier.prj
...\multiplier.stx
...\multiplier.syr
...\multiplier_vhdl.prj
...\transcript
...\vsim.wlf
...\work\dct\verilog.asm
...\....\...\_primary.dat
...\....\...\_primary.vhd
...\....\dct
...\....\..._dct_t2_v_tf\verilog.asm
...\....\...............\_primary.dat
...\....\...............\_primary.vhd
...\....\dct_dct_t2_v_tf
...\....\.........3_v_tf\verilog.asm
...\....\...............\_primary.dat
...\....\...............\_primary.vhd
...\....\dct_dct_t3_v_tf
...\....\........._v_tf\verilog.asm
...\....\..............\_primary.dat
...\....\..............\_primary.vhd
...\....\dct_dct_t_v_tf
...\....\glbl\verilog.asm
...\....\....\_primary.dat
...\....\....\_primary.vhd
...\....\glbl
...\....\multiplier\verilog.asm
...\....\..........\_primary.dat
...\....\..........\_primary.vhd
...\....\multiplier
...\....\_info
...\work
...\xst\work\hdllib.ref
...\...\....\vlg27\dct.bin
...\...\....\vlg27
...\...\....\...7B\multiplier.bin
...\...\....\vlg7B
...\...\work
...\xst
...\__projnav\coregen.rsp
...\.........\createTF.err
...\.........\dct.gfl
...\.........\dct.xst
...\.........\dct_flowplus.gfl
...\.........\multiplier.xst
...\.........\runXst_tcl.rsp
...\__projnav
...\__projnav.log
dct