文件名称:PWM_moto_ctrl
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog 代码实现 直流电机PWM控制 内有整个完整工程 和modelsim仿真文件-verilog code for PWM DC motor control to achieve within the whole integrity of engineering and modelsim simulation files
(系统自动生成,下载前可以参看下载内容)
下载文件列表
PWM_moto_ctrl\modelsim\exp4.6.cr.mti
.............\........\exp4.6.mpf
.............\........\pwm.v
.............\........\pwm_TB.v
.............\........\vsim.wlf
.............\........\work\_info
.............\........\....\pwm\verilog.asm
.............\........\....\...\_primary.dat
.............\........\....\...\_primary.vhd
.............\........\....\..._tb\verilog.asm
.............\........\....\......\_primary.dat
.............\........\....\......\_primary.vhd
.............\Source\pwm.v
.............\......\pwm_TB.v
.............\Verilog\cmp_state.ini
.............\.......\pwm.asm.rpt
.............\.......\pwm.cdf
.............\.......\pwm.done
.............\.......\pwm.fit.eqn
.............\.......\pwm.fit.rpt
.............\.......\pwm.fit.summary
.............\.......\pwm.flow.rpt
.............\.......\pwm.map.eqn
.............\.......\pwm.map.rpt
.............\.......\pwm.map.summary
.............\.......\pwm.pin
.............\.......\pwm.pof
.............\.......\pwm.qpf
.............\.......\pwm.qsf
.............\.......\pwm.qsf.bak
.............\.......\pwm.qws
.............\.......\pwm.sof
.............\.......\pwm.tan.rpt
.............\.......\pwm.tan.summary
.............\.......\pwm.v
.............\.......\stp1.stp
.............\.......\db\altsyncram_dm92.tdf
.............\.......\..\altsyncram_jd91.tdf
.............\.......\..\cntr_2a9.tdf
.............\.......\..\cntr_a09.tdf
.............\.......\..\cntr_dv7.tdf
.............\.......\..\cntr_n5a.tdf
.............\.......\..\decode_rpe.tdf
.............\.......\..\pwm.asm.qmsg
.............\.......\..\pwm.asm_labs.ddb
.............\.......\..\pwm.cbx.xml
.............\.......\..\pwm.cmp.cdb
.............\.......\..\pwm.cmp.hdb
.............\.......\..\pwm.cmp.logdb
.............\.......\..\pwm.cmp.rdb
.............\.......\..\pwm.cmp.tdb
.............\.......\..\pwm.cmp0.ddb
.............\.......\..\pwm.cmp2.ddb
.............\.......\..\pwm.db_info
.............\.......\..\pwm.eco.cdb
.............\.......\..\pwm.fit.qmsg
.............\.......\..\pwm.hier_info
.............\.......\..\pwm.hif
.............\.......\..\pwm.map.cdb
.............\.......\..\pwm.map.hdb
.............\.......\..\pwm.map.logdb
.............\.......\..\pwm.map.qmsg
.............\.......\..\pwm.pre_map.cdb
.............\.......\..\pwm.pre_map.hdb
.............\.......\..\pwm.psp
.............\.......\..\pwm.rtlv.hdb
.............\.......\..\pwm.rtlv_sg.cdb
.............\.......\..\pwm.rtlv_sg_swap.cdb
.............\.......\..\pwm.sgdiff.cdb
.............\.......\..\pwm.sgdiff.hdb
.............\.......\..\pwm.signalprobe.cdb
.............\.......\..\pwm.sld_design_entry.sci
.............\.......\..\pwm.sld_design_entry_dsc.sci
.............\.......\..\pwm.syn_hier_info
.............\.......\..\pwm.tan.qmsg
.............\.......\..\pwm_cmp.qrpt
.............\modelsim\work\pwm
.............\........\....\pwm_tb
.............\........\work
.............\Verilog\db
.............\modelsim
.............\Source
.............\Verilog
PWM_moto_ctrl
.............\........\exp4.6.mpf
.............\........\pwm.v
.............\........\pwm_TB.v
.............\........\vsim.wlf
.............\........\work\_info
.............\........\....\pwm\verilog.asm
.............\........\....\...\_primary.dat
.............\........\....\...\_primary.vhd
.............\........\....\..._tb\verilog.asm
.............\........\....\......\_primary.dat
.............\........\....\......\_primary.vhd
.............\Source\pwm.v
.............\......\pwm_TB.v
.............\Verilog\cmp_state.ini
.............\.......\pwm.asm.rpt
.............\.......\pwm.cdf
.............\.......\pwm.done
.............\.......\pwm.fit.eqn
.............\.......\pwm.fit.rpt
.............\.......\pwm.fit.summary
.............\.......\pwm.flow.rpt
.............\.......\pwm.map.eqn
.............\.......\pwm.map.rpt
.............\.......\pwm.map.summary
.............\.......\pwm.pin
.............\.......\pwm.pof
.............\.......\pwm.qpf
.............\.......\pwm.qsf
.............\.......\pwm.qsf.bak
.............\.......\pwm.qws
.............\.......\pwm.sof
.............\.......\pwm.tan.rpt
.............\.......\pwm.tan.summary
.............\.......\pwm.v
.............\.......\stp1.stp
.............\.......\db\altsyncram_dm92.tdf
.............\.......\..\altsyncram_jd91.tdf
.............\.......\..\cntr_2a9.tdf
.............\.......\..\cntr_a09.tdf
.............\.......\..\cntr_dv7.tdf
.............\.......\..\cntr_n5a.tdf
.............\.......\..\decode_rpe.tdf
.............\.......\..\pwm.asm.qmsg
.............\.......\..\pwm.asm_labs.ddb
.............\.......\..\pwm.cbx.xml
.............\.......\..\pwm.cmp.cdb
.............\.......\..\pwm.cmp.hdb
.............\.......\..\pwm.cmp.logdb
.............\.......\..\pwm.cmp.rdb
.............\.......\..\pwm.cmp.tdb
.............\.......\..\pwm.cmp0.ddb
.............\.......\..\pwm.cmp2.ddb
.............\.......\..\pwm.db_info
.............\.......\..\pwm.eco.cdb
.............\.......\..\pwm.fit.qmsg
.............\.......\..\pwm.hier_info
.............\.......\..\pwm.hif
.............\.......\..\pwm.map.cdb
.............\.......\..\pwm.map.hdb
.............\.......\..\pwm.map.logdb
.............\.......\..\pwm.map.qmsg
.............\.......\..\pwm.pre_map.cdb
.............\.......\..\pwm.pre_map.hdb
.............\.......\..\pwm.psp
.............\.......\..\pwm.rtlv.hdb
.............\.......\..\pwm.rtlv_sg.cdb
.............\.......\..\pwm.rtlv_sg_swap.cdb
.............\.......\..\pwm.sgdiff.cdb
.............\.......\..\pwm.sgdiff.hdb
.............\.......\..\pwm.signalprobe.cdb
.............\.......\..\pwm.sld_design_entry.sci
.............\.......\..\pwm.sld_design_entry_dsc.sci
.............\.......\..\pwm.syn_hier_info
.............\.......\..\pwm.tan.qmsg
.............\.......\..\pwm_cmp.qrpt
.............\modelsim\work\pwm
.............\........\....\pwm_tb
.............\........\work
.............\Verilog\db
.............\modelsim
.............\Source
.............\Verilog
PWM_moto_ctrl