文件名称:MapAlgorithm
介绍说明－－下载内容均来自于网络，请自行研究使用
However, turbo equalizers can be computationally complex and hence require significant power consumption. In
this paper, we present an energy-efficient VLSI architecture for such linear turbo equalizers. Key architectural
techniques include elimination of redundant operations and early termination.
this paper, we present an energy-efficient VLSI architecture for such linear turbo equalizers. Key architectural
techniques include elimination of redundant operations and early termination.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Soft-Output Decoding Algorithms.pdf
Compare MAP.pdf
interleaver & sub block interleaver.pdf
Max-Log-Map-Algorithm.pdf
Compare MAP.pdf
interleaver & sub block interleaver.pdf
Max-Log-Map-Algorithm.pdf