文件名称:wtut_edif
介绍说明--下载内容均来自于网络,请自行研究使用
Xilinx clock. DIGITAL CLOCK for Spartan-3
Starter Board. This design shows how to generate a digital
clock and display the output to the multiplexed 7-
segment display in VHDL.
Starter Board. This design shows how to generate a digital
clock and display the output to the multiplexed 7-
segment display in VHDL.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
wtut_edif\create_wtut_edif.tcl
.........\readme
.........\stopwatch.edn
.........\stopwatch.ucf
.........\ten_cnt.edn
wtut_edif
.........\ten_cnt_c_counter_binary_v9_0_xst_1.ngc
.........\readme
.........\stopwatch.edn
.........\stopwatch.ucf
.........\ten_cnt.edn
wtut_edif
.........\ten_cnt_c_counter_binary_v9_0_xst_1.ngc