文件名称:Verilog

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 128kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • l**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

田耘《无线通信FPGA设计》书中例子的Verilog代码-Tian Yun, " Wireless Communications FPGA design" book example of Verilog code
相关搜索: Verilog
Wireless

(系统自动生成,下载前可以参看下载内容)

下载文件列表

Verilog代码\c10\10-2\mult.xco

...........\...\....\mydds.xco

...........\...\....\square_syn.v

...........\...\...4\coastas_dds.v

...........\...\....\costas_lf.v

...........\...\....\costas_loop.v

...........\...\....\costas_lpf.v

...........\...\....\costas_mult.v

...........\...\....\err_mult.v

...........\...\....\fir_lpf.xco

...........\...\....\mult.xco

...........\...\....\my_dds.xco

...........\...\...6\dearly_sub.v

...........\...\....\dedds.v

...........\...\....\delay_early_gate.v

...........\...\....\de_mult.xco

...........\...\....\eddds.xco

...........\...\....\iir.v

...........\...\....\iir1.v

...........\...\...8\baker.v

...........\..1\11-10\div16.xco

...........\...\.....\fir_rls.v

...........\...\.....\rlsmult.xco

...........\...\.....\shiftreg25.xco

...........\...\.....\shiftreg28.xco

...........\...\.....\shiftreg3.xco

...........\...\....2\dfe_filter.v

...........\...\.....\dfe_mult.xco

...........\...\....4\aa_adder.xco

...........\...\.....\aa_bram.xco

...........\...\.....\aa_cmult.xco

...........\...\.....\ad_a.v

...........\...\.....\shift16.xco

...........\...\...2\fir_lms.v

...........\...\...3\fir_pipline_lms.v

...........\...\....\lmsmult.xco

...........\...\...5\mult.xco

...........\...\....\shiftreg4.xco

...........\...\....\sign_fir_lms.v

...........\...\...8\blockconnect.v

...........\...\....\cmult.v

...........\...\....\coe_updata.v

...........\...\....\complex_mult.xco

...........\...\....\fft_block.v

...........\...\....\fft_block_lms.v

...........\...\....\fft_w16_p32.xco

...........\...\....\gonge.v

...........\...\....\ifft_block.v

...........\...\....\insert.v

...........\...\....\save_sub.v

...........\...\....\shiftreg.xco

...........\...\....\shiftreg3.xco

...........\...\....\shift_reg2.xco

...........\...\....\srl16_w16_d16.xco

...........\...\....\test_block_connect.v

...........\..2_0\12-6\rake_cmult.xco

...........\.....\....\rake_mrc.v

...........\.....\....\rake_shift4.xco

...........\..3\13-2\ovsf.v

...........\...\...3\Dscamb.v

...........\...\...6\adder_18vs18.xco

...........\...\....\CPICH.v

...........\...\....\ram_1024.xco

...........\...\....\ram_descramb.xco

...........\.3\3-22\adder8.v

...........\..\...3\adder8_2.v

...........\..\...4\adder8_4.v

...........\.5\5-1\adder16_2.v

...........\..\...0\div16.xco

...........\..\....\div16_1.v

...........\..\...1\divf16.xco

...........\..\....\divf16_1.v

...........\..\...5\dds.v

...........\..\....\rom_cos.coe

...........\..\....\rom_cose.xco

...........\..\....\rom_sin.coe

...........\..\....\rom_sine.xco

...........\..\...6\dds1.v

...........\..\....\mydds.xco

...........\..\....\transcript

...........\..\...7\cordic.v

...........\..\...8\sqrt.xco

...........\..\....\sqrt1.v

...........\..\..2\add_4.v

...........\..\..3\adder.xco

...........\..\...\adder1.v

...........\..\..4\ade.v

...........\..\..5\mul_addtree.v

...........\..\..6\cmultip.v

...........\..\...\rmulti.xco

...........\..\..7\mult_8.v

...........\..\..9\divider.v

...........\.6\6-15\IIR_Filter_8.v

...........\..\...7\iir_c.v

...........\..\....\sub2.v

...........\..\...8\iir_pipeline.v

...........\..\..20\iir_par.v

...........\..\...3\rrc_128.coe

...........\..\..4\FIR_lowpass.v

...........\..\..5\mult.xco

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org