文件名称:VHDLGuideAndCode
介绍说明－－下载内容均来自于网络，请自行研究使用
该教程比较详细的介绍了VHDL语言，对其语法的使用，编程中的技巧由浅到深的进行介绍，并且给出了90个VHDL源代码，其中包括测试程序、各功能测试代码等。由于文档为pdg格式，在PDG Reader文件夹中给出该阅读器。-The tutorial more detailed introduction to the VHDL language, its syntax, the use of programming techniques from shallow to deep, are introduced, and gives 90 VHDL source code, including test procedures, the functional test code. As the document is a pdg format, PDG Reader folder, given to the reader.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VHDL
....\100个VHDL的源代码
....\.................\10_function
....\.................\...........\10_bit_to_int.vhd
....\.................\...........\README.TXT
....\.................\11_wiredor
....\.................\..........\11_wiredor.vhd
....\.................\..........\README.TXT
....\.................\12_convert
....\.................\..........\12_convert.vhd
....\.................\..........\README.TXT
....\.................\13_SHL
....\.................\......\13_SHL.VHD
....\.................\......\README.TXT
....\.................\14_MVL7_functions
....\.................\.................\14_MVL7_functions.vhd
....\.................\.................\README.TXT
....\.................\15_MUX41
....\.................\........\15_MUX41.VHD
....\.................\........\15_MVL7_functions.vhd
....\.................\........\15_MVL7_syn_types.vhd
....\.................\........\15_test_vectors_mux41.vhd
....\.................\........\15_TYPES.VHD
....\.................\........\README.TXT
....\.................\16_MUX
....\.................\......\16_multiple_mux.vhd
....\.................\......\16_MVL7_functions.vhd
....\.................\......\16_test_vectors.vhd
....\.................\......\16_TYPES.VHD
....\.................\......\README.TXT
....\.................\......\TYPES.VHD
....\.................\17_parity
....\.................\.........\17_parity.vhd
....\.................\.........\17_test_bench.vhd
....\.................\.........\README.TXT
....\.................\18_LIB
....\.................\......\18_tech_lib.vhd
....\.................\......\18_test_lib.vhd
....\.................\......\README.TXT
....\.................\19_test_194
....\.................\...........\19_test_194.vhd
....\.................\1_ADDER
....\.................\.......\1_ADDER
....\.................\.......\.......\1_ADDER.exp
....\.................\.......\.......\files
....\.................\.......\.......\.....\L1.rpt
....\.................\.......\.......\.....\L2.rpt
....\.................\.......\.......\.....\L3.rpt
....\.................\.......\.......\workdirs
....\.................\.......\.......\........\aa
....\.................\.......\.......\........\..\ADDER.sim
....\.................\.......\.......\........\..\ADDER.syn
....\.................\.......\.......\........\..\Anal.info
....\.................\.......\.......\........\..\Anal.out
....\.................\.......\.......\........\WORK
....\.................\.......\.......\........\....\Anal.info
....\.................\.......\.......\........\....\Anal.out
....\.................\.......\.......\........\....\BIT_RTL_ADDER.sim
....\.................\.......\.......\........\....\BIT_RTL_ADDER.syn
....\.................\.......\1_adder.acf
....\.................\.......\1_adder.hif
....\.................\.......\1_adder.mmf
....\.................\.......\1_ADDER.VHD
....\.................\.......\bir_rtl_adder.acf
....\.................\.......\bir_rtl_adder.hif
....\.................\.......\bir_rtl_adder.mmf
....\.................\.......\bir_rtl_adder.tdf
....\.................\.......\bit_rtl_adder.acf
....\.................\.......\bit_rtl_adder.hif
....\.................\.......\bit_rtl_adder.mmf
....\.................\.......\bit_rtl_adder.vhd
....\.................\.......\LIB.DLS
....\.................\.......\README.TXT
....\.................\.......\U2268397.DLS
....\.................\20_test_159
....\.................\...........\20_test_159.vhd
....\.................\21_test_13a
....\.................\...........\21_test_13a.vhd
....\.................\22_deadlock
....\.................\...........\22_deadlock.vhd
....\.................\23_test_120
....\.................\...........\23_Test_120.vhd
....\.................\24_test_195
....\.................\...........\24_test_195.vhd
....\.................\25_test_1
....\.................\.........\25_test_1.vhd
....\.................\.........\25_test_1a.vhd
....\.................\26_test_74s
....\.................\...........\26_test_74s.vhd
....\.................\27_test_1
....\100个VHDL的源代码
....\.................\10_function
....\.................\...........\10_bit_to_int.vhd
....\.................\...........\README.TXT
....\.................\11_wiredor
....\.................\..........\11_wiredor.vhd
....\.................\..........\README.TXT
....\.................\12_convert
....\.................\..........\12_convert.vhd
....\.................\..........\README.TXT
....\.................\13_SHL
....\.................\......\13_SHL.VHD
....\.................\......\README.TXT
....\.................\14_MVL7_functions
....\.................\.................\14_MVL7_functions.vhd
....\.................\.................\README.TXT
....\.................\15_MUX41
....\.................\........\15_MUX41.VHD
....\.................\........\15_MVL7_functions.vhd
....\.................\........\15_MVL7_syn_types.vhd
....\.................\........\15_test_vectors_mux41.vhd
....\.................\........\15_TYPES.VHD
....\.................\........\README.TXT
....\.................\16_MUX
....\.................\......\16_multiple_mux.vhd
....\.................\......\16_MVL7_functions.vhd
....\.................\......\16_test_vectors.vhd
....\.................\......\16_TYPES.VHD
....\.................\......\README.TXT
....\.................\......\TYPES.VHD
....\.................\17_parity
....\.................\.........\17_parity.vhd
....\.................\.........\17_test_bench.vhd
....\.................\.........\README.TXT
....\.................\18_LIB
....\.................\......\18_tech_lib.vhd
....\.................\......\18_test_lib.vhd
....\.................\......\README.TXT
....\.................\19_test_194
....\.................\...........\19_test_194.vhd
....\.................\1_ADDER
....\.................\.......\1_ADDER
....\.................\.......\.......\1_ADDER.exp
....\.................\.......\.......\files
....\.................\.......\.......\.....\L1.rpt
....\.................\.......\.......\.....\L2.rpt
....\.................\.......\.......\.....\L3.rpt
....\.................\.......\.......\workdirs
....\.................\.......\.......\........\aa
....\.................\.......\.......\........\..\ADDER.sim
....\.................\.......\.......\........\..\ADDER.syn
....\.................\.......\.......\........\..\Anal.info
....\.................\.......\.......\........\..\Anal.out
....\.................\.......\.......\........\WORK
....\.................\.......\.......\........\....\Anal.info
....\.................\.......\.......\........\....\Anal.out
....\.................\.......\.......\........\....\BIT_RTL_ADDER.sim
....\.................\.......\.......\........\....\BIT_RTL_ADDER.syn
....\.................\.......\1_adder.acf
....\.................\.......\1_adder.hif
....\.................\.......\1_adder.mmf
....\.................\.......\1_ADDER.VHD
....\.................\.......\bir_rtl_adder.acf
....\.................\.......\bir_rtl_adder.hif
....\.................\.......\bir_rtl_adder.mmf
....\.................\.......\bir_rtl_adder.tdf
....\.................\.......\bit_rtl_adder.acf
....\.................\.......\bit_rtl_adder.hif
....\.................\.......\bit_rtl_adder.mmf
....\.................\.......\bit_rtl_adder.vhd
....\.................\.......\LIB.DLS
....\.................\.......\README.TXT
....\.................\.......\U2268397.DLS
....\.................\20_test_159
....\.................\...........\20_test_159.vhd
....\.................\21_test_13a
....\.................\...........\21_test_13a.vhd
....\.................\22_deadlock
....\.................\...........\22_deadlock.vhd
....\.................\23_test_120
....\.................\...........\23_Test_120.vhd
....\.................\24_test_195
....\.................\...........\24_test_195.vhd
....\.................\25_test_1
....\.................\.........\25_test_1.vhd
....\.................\.........\25_test_1a.vhd
....\.................\26_test_74s
....\.................\...........\26_test_74s.vhd
....\.................\27_test_1