文件名称:seqdet
介绍说明--下载内容均来自于网络,请自行研究使用
Verilog编写的有限状态机的程序,实现对一二进制序列的检测,该有限状态机提供8个状态的,可以任意修改,作为测试。-Verilog written procedures for finite state machines to achieve the detection of a binary sequence, the finite state machine with 8 states, and can be freely modified, as a test.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
seqdet.v
vsim.wlf
vsim.wlf