文件名称:xiayuwen
介绍说明－－下载内容均来自于网络，请自行研究使用
verilogHDL语言学习的相关资料，非常好用，还有夏宇闻的课件学verilog的应该都知道夏老师的-Language Learning verilogHDL relevant information, very easy to use, as well as courseware Xia Xue Wen verilog should all know the summer of teachers
(系统自动生成,下载前可以参看下载内容)
下载文件列表
夏宇闻 数字系统设计
...................\ppt课件
...................\.......\Verilog教程2004.ppt
...................\.......\教程范例2004.ppt
...................\.......\教程语法细节2004.ppt
...................\.......\教程逻辑部分2004.ppt
...................\Verilog.pdf
...................\上册例题
...................\........\关于上册例题的说明.doc
...................\........\第10章例题.doc
...................\........\第11章例题.doc
...................\........\第12章例题.doc
...................\........\第13章例题.doc
...................\........\第14章例题.doc
...................\........\第15章例题.doc
...................\........\第16章例题
...................\........\..........\I2Cdesign
...................\........\..........\.........\addr.dat
...................\........\..........\.........\data.dat
...................\........\..........\.........\eeprom.v
...................\........\..........\.........\eeprom_wr.v
...................\........\..........\.........\signal.v
...................\........\..........\.........\top.v
...................\........\第16章例题.doc
...................\........\第17章例题
...................\........\..........\RiscCpu
...................\........\..........\.......\accum.v
...................\........\..........\.......\addr_decode.v
...................\........\..........\.......\adr.v
...................\........\..........\.......\alu.v
...................\........\..........\.......\clk_gen.v
...................\........\..........\.......\counter.v
...................\........\..........\.......\cpu.v
...................\........\..........\.......\cputop.v
...................\........\..........\.......\datactl.v
...................\........\..........\.......\machine.v
...................\........\..........\.......\machinectl.v
...................\........\..........\.......\ram.v
...................\........\..........\.......\register.v
...................\........\..........\.......\rom.v
...................\........\..........\.......\test1.dat
...................\........\..........\.......\test1.pro
...................\........\..........\.......\test2.dat
...................\........\..........\.......\test2.pro
...................\........\..........\.......\test3.dat
...................\........\..........\.......\test3.pro
...................\........\第18章例题.doc
...................\........\第2章例题.doc
...................\........\第4章例题.doc
...................\........\第5章例题.doc
...................\........\第6章例题.doc
...................\........\第7章例题.doc
...................\........\第8章例题.doc
...................\........\第9章例题.doc
...................\下册例题
...................\........\关于下册例题的说明.doc
...................\........\练习1-9.doc
...................\........\练习10.doc
...................\........\练习11.doc
...................\........\练习12.doc
...................\北航夏宇闻verilog讲稿ppt
...................\........................\HDL.ppt
...................\........................\示例.ppt
...................\........................\语法.ppt
...................\........................\语法2.ppt
...................\........................\语法入门.ppt
...................\........................\语法进阶.ppt
...................\嵌入式 CPLD FPGA SOPC.txt
...................\ppt课件
...................\.......\Verilog教程2004.ppt
...................\.......\教程范例2004.ppt
...................\.......\教程语法细节2004.ppt
...................\.......\教程逻辑部分2004.ppt
...................\Verilog.pdf
...................\上册例题
...................\........\关于上册例题的说明.doc
...................\........\第10章例题.doc
...................\........\第11章例题.doc
...................\........\第12章例题.doc
...................\........\第13章例题.doc
...................\........\第14章例题.doc
...................\........\第15章例题.doc
...................\........\第16章例题
...................\........\..........\I2Cdesign
...................\........\..........\.........\addr.dat
...................\........\..........\.........\data.dat
...................\........\..........\.........\eeprom.v
...................\........\..........\.........\eeprom_wr.v
...................\........\..........\.........\signal.v
...................\........\..........\.........\top.v
...................\........\第16章例题.doc
...................\........\第17章例题
...................\........\..........\RiscCpu
...................\........\..........\.......\accum.v
...................\........\..........\.......\addr_decode.v
...................\........\..........\.......\adr.v
...................\........\..........\.......\alu.v
...................\........\..........\.......\clk_gen.v
...................\........\..........\.......\counter.v
...................\........\..........\.......\cpu.v
...................\........\..........\.......\cputop.v
...................\........\..........\.......\datactl.v
...................\........\..........\.......\machine.v
...................\........\..........\.......\machinectl.v
...................\........\..........\.......\ram.v
...................\........\..........\.......\register.v
...................\........\..........\.......\rom.v
...................\........\..........\.......\test1.dat
...................\........\..........\.......\test1.pro
...................\........\..........\.......\test2.dat
...................\........\..........\.......\test2.pro
...................\........\..........\.......\test3.dat
...................\........\..........\.......\test3.pro
...................\........\第18章例题.doc
...................\........\第2章例题.doc
...................\........\第4章例题.doc
...................\........\第5章例题.doc
...................\........\第6章例题.doc
...................\........\第7章例题.doc
...................\........\第8章例题.doc
...................\........\第9章例题.doc
...................\下册例题
...................\........\关于下册例题的说明.doc
...................\........\练习1-9.doc
...................\........\练习10.doc
...................\........\练习11.doc
...................\........\练习12.doc
...................\北航夏宇闻verilog讲稿ppt
...................\........................\HDL.ppt
...................\........................\示例.ppt
...................\........................\语法.ppt
...................\........................\语法2.ppt
...................\........................\语法入门.ppt
...................\........................\语法进阶.ppt
...................\嵌入式 CPLD FPGA SOPC.txt