文件名称:VLSI_Architectures_for_ECC
介绍说明--下载内容均来自于网络,请自行研究使用
This thesis devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.-This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.-This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.
相关搜索: ldpc
LDPC
vhdl
vlsi
reed
solomon
vhdl
codes
parity
check
vhdl
Solomon
LDPC
verilog
thesis
arithmetic
coding
vhdl
VLSI_Architectures_for_ECC
LDPC
vhdl
vlsi
reed
solomon
vhdl
codes
parity
check
vhdl
Solomon
LDPC
verilog
thesis
arithmetic
coding
vhdl
VLSI_Architectures_for_ECC
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Efficient VLSI Architectures for Error-Correction Coding.pdf