文件名称:i2c_master_slave_core
介绍说明－－下载内容均来自于网络，请自行研究使用
I2C总线的verilog语言实现，稍经修改即可应用于实际工程-I2C bus implementation of Verilog language, slightly modified to apply practical engineering
相关搜索： i2c
(系统自动生成,下载前可以参看下载内容)
下载文件列表
i2c_master_slave_core
.....................\doc
.....................\...\i2c_spec.pdf
.....................\i2c_master_slave_core
.....................\.....................\doc
.....................\.....................\...\i2c_core_verification_plan.pdf
.....................\.....................\...\i2c_spec.pdf
.....................\.....................\verilog
.....................\.....................\.......\rtl
.....................\.....................\.......\...\controller_interface.v
.....................\.....................\.......\...\counter.v
.....................\.....................\.......\...\i2c_blk.v
.....................\.....................\.......\...\ms_core.v
.....................\.....................\.......\...\shift.v
.....................\verilog
.....................\.......\rtl
.....................\.......\...\controller_interface.v
.....................\.......\...\counter.v
.....................\.......\...\i2c_blk.v
.....................\.......\...\ms_core.v
.....................\.......\...\shift.v
.....................\doc
.....................\...\i2c_spec.pdf
.....................\i2c_master_slave_core
.....................\.....................\doc
.....................\.....................\...\i2c_core_verification_plan.pdf
.....................\.....................\...\i2c_spec.pdf
.....................\.....................\verilog
.....................\.....................\.......\rtl
.....................\.....................\.......\...\controller_interface.v
.....................\.....................\.......\...\counter.v
.....................\.....................\.......\...\i2c_blk.v
.....................\.....................\.......\...\ms_core.v
.....................\.....................\.......\...\shift.v
.....................\verilog
.....................\.......\rtl
.....................\.......\...\controller_interface.v
.....................\.......\...\counter.v
.....................\.......\...\i2c_blk.v
.....................\.......\...\ms_core.v
.....................\.......\...\shift.v