搜索资源列表
wtut_ver
- ise9.1官方的使用手册中配套用的fpga入门代码
wtut_ver
- verilog HDL语言编写的数字秒表，仿真已经通过，可供参考
wtut_ver
- ise9.1官方的使用手册中配套用的fpga入门代码-ise9.1 official supporting the use of manual entry code used in FPGA
wtut_ver
- verilog HDL语言编写的数字秒表，仿真已经通过，可供参考-verilog HDL language digital stopwatch, simulation has already been adopted, for reference
wtut_ver
- DCM supports two frequency modes for the DLL. By default, the DLL_FREQUENCY_MODE attribute is set to Low and the frequency of the clock signal at the CLKIN input must be in the Low (DLL_CLKIN_MIN_LF to DLL_CLKIN_MA
wtut_ver
- Verilog语言开发环境ISE例程，适合于初学者-ISE Verilog language development environment routines, suitable for beginners
wtut_ver
- Verilog语言开发环境ISE例程，适合于初学者ISE Verilog language development environment routines, suitable for beginners-For the Verilog language development environment ISE routine suitable for beginners ISE Verilog language development
wtut_ver
- stopwatch 源代码基于ISE14.2-stopwatch source code is based ISE14.2
wtut_ver.ZIP
- 码表程序，完整的verilog工程文件，完整的工程设计流程，包含时序约束，ip核的嵌入，以及DCM模块的使用-Stopwatch program, complete verilog project file, complete engineering design process, including the timing constraints, ip nuclear embedding, as well as the use of