搜索资源列表
weitongbu
- 关于锁相法位同步的VHDL实现，包括BLOCK图。-failed to translate
weitongbu
- 数字锁相环实现位同步信号的提取,含电路图，和源代码-Digital phase-locked loop to achieve bit synchronization signal extraction, including schematics, and source code
weitongbu
- 用数字锁相环实现位同步信号提取，包含各个模块的电路设计程序。-To achieve bit synchronization with digital phase-locked loop signal extraction, each module contains the circuit design process.
weitongbu
- 基于fpga的位同步信号提取仿真 使用vhdl语言 quartus-To use vhdl language quartus fpga bit synchronization signal extraction-based simulation