搜索资源列表
ARM_JTAG
- 这篇文章主要介绍ARM JTAG调试的基本原理。基本的内容包括了TAP (TEST ACCESS PORT) 和BOUNDARY-SCAN ARCHITECTURE的介绍，在此基础上，结合ARM7TDMI详细介绍了的JTAG调试原理。-This article introduces the ARM JTAG debugging basic tenets. The basic elements include the TAP (TEST
Sparse_Channel_Estimation_with_Zero_Tap_Detection.
- Algorithms for the estimation of a channel whose impulse response is characterized by a large number of zero tap coefficients are developed and compared.-Algorithms for the estimation of a channel whoseimpulse respon
jtag
- verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证-Verilog realize the jtag TAP, carried opencore.com, has passed validation
OutputCell
- verilog 实现的 jtag TAP ， 转自 opencore.com， 已通过验证
LS_SUI_ALA
- 抽头长度可变的802.11n信道估计方法.802.11n即将出台，无线网络将迎来革命。本程序是针对802.11n的TGN信道进行可变抽头估计的代码。-Variable length tap 802.11n channel estimation method .802.11 n upcoming wireless networks will usher in the revolution. This procedure is the TG
tgn_channel
- TGN五类信道的建模，包括了抽头时延，抽头功率，多普勒频移参数的建模。-TGN five-channel model, including a tap delay, tap power, Doppler frequency shift of the modeling parameters.
lms
- 均衡器抽头参数中，使用LMS算法确定有限长最优抽头参数-Tap equalizer parameters, the use of finite-length LMS algorithm to determine the optimal tap parameters
PROGRAMSFolder
- BER OF OFDM USING BPSK FOR 10 TAP RAYLEIGH FADING CHANNEL-BER OF OFDM USING BPSK FOR 10 TAP RAYLEIGH FADING CHANNEL
JTAG-TAP
- JTAG TAP controller verilog source code
TimeDynamicChannelModel
- Study about modeling a channel using tap delay
c73a2ceb-09a5-4366-83ea-78b08c6200eb
- jtag TAP控制状态机代码 verilog VHDL-jtag TAP state machine code
jakes_model
- 使用Jakes所假设的模型，用来产生信道抽头延迟线模型中的抽头增益过程所需的多普勒频谱成形滤波器有多种实现方法。时域FIR滤波器是最常用的一种实现方法。-Assumed the use of Jakes model, used to generate the channel-tap-tap delay line model of the process gain the necessary Doppler spectrum shapin
fir
- 16阶FIR VHDL程序并附带testbench，并有简单流水线设计！-16 Tap FIR vhdl code with testbench and pipelining design
tap-win32
- tun/tap 虚拟网卡win32 驱动程序，可以截获IP数据包，并直接传递到应用进程-tun/tap win32 driver
adc2correct
- make a transversal channel take a three tap chanel [1,1/4 1/2] and data generate by BPSK(1 or -1)-make a transversal channel take a three tap chanel [1,1/4 1/2] and data generate by BPSK(1 or-1)
BAITAPSO3
- bai tap so 3 mon co so lap trinh
JTAG_arm926ejs_get_idcode
- A program on PC to access TAP controller of ARM via parallel port to JTAG cable.
jtag_ver1_5
- C++ classes for JTAG over LPT port. Allows to execute the following commands: - RESET - move TAP-controller from any state to RESET - IDLE - move TAP-controller from RESET state to Run/Idle state - IRSCAN - sc
tap-win32
- tap-win32虚拟网卡的源码，可以通过vc或者mingw和msys来编译实现。-tap-win32 virtual network card of the source, or by vc compiled mingw and msys to achieve.
Drill-and-Tap-depth
- use this executable app to calculate drill and tap depth for socked head tap screw