搜索资源列表
sap1
- 這是用verilog寫的一個簡單的處理器，雖然只具有5個指令，但是可以透過這個範例，來了解到cpu的架構，與如何開發處理器，相信會有很大的啟發。-using Verilog This is a simple written by the processor, although with only five directives, through this example, to understand cpu architecture,
sap1
- 這是用verilog寫的一個簡單的處理器，雖然只具有5個指令，但是可以透過這個範例，來了解到cpu的架構，與如何開發處理器，相信會有很大的啟發。-using Verilog This is a simple written by the processor, although with only five directives, through this example, to understand cpu architecture,
SAP-1
- SAP-1的硬體描述語言(使用Verilog語言)-SAP-1 hardware descr iption language (using the Verilog language)
SAP1pond
- SAP1 Using VHDL instead of presenting in Proteus
sap1
- SAP 1 ARCHITECTURE.HOW TO IMPLIMENT USING VERILOG-SAP 1 ARCHITECTURE.HOW TO IMPLIMENT USING VERILOG