搜索资源列表
dingshi
- quarters2编写的定时器.vhd为源程序-prepared quarters2 timer. vhd for source
add
- vhdl的最简单的加法器，quarters2编译通过-The most simple vhdl adder, quarters2 compiled through
bianma
- 基于VHDL设计的在quarters2上的循环码编码器-VHDL-based design at quarters2 on the cyclic code encoder
clock
- 采用verilog语言实现数字钟的编程，quarters2软件环境。-verilog，clock，in quarters2