搜索资源列表
LogicLock
- 《ALTERA FPGACPLD高级篇》LogicLock设计实例
LogicLock
- 《ALTERA FPGACPLD高级篇》LogicLock设计实例- ALTERA FPGACPLD High chapter LogicLock design example
7
- LogicLock技术探讨,FPGA内部培训核心讲义，对开发FPGA的高级人员和初级人员都非常有用-FPGA design
LogicLock
- logiclock功能演示 用vhdl语言编写 quartus环境实现-logiclock functional demo vhdl language environment for realization of quartus
LogicLock
- 实现数字混频，verilog与原理图混合编程-Digital mixer, verilog and mixed programming schematic
RS232_FIR
- Quartus II was a development tool of CPLD / FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital lo
LogicLock
- 通过Quartus软件自带的工程实例——“lockmult”来熟悉Altera Quartus II逻辑锁定功能LogicLock的使用方法。-Comes through the Quartus software engineering examples- " lockmult" to become familiar with Altera Quartus II logic lock LogicLock to use.
Example-s3-1
- 1.打开工程文件 2.打开LogicLock窗口，创建新区域 3.将data_buffer模块适配新建buffer_lock区域中 4.检查区域类型 5.关闭Optimize I/O选项 6.编译设计 7.反标注节点位置 8.观察Floorplan 输出LogicLock反标注信息-1. Open the project file 2. Open LogicLock window, create a
Altera-FPGA_CPLD-design-Advanced
- 《Altera FPGA_CPLD设计 高级篇》详细介绍FPGA应用于高级特性，LogicLock设计，时序约束，设计优化，高级工具及系统级设计技术，是深入学习FPGA的重要材料-" Altera FPGA_CPLD advanced part design" details FPGA used in advanced features, LogicLock design, timing constraints, de