搜索资源列表
key_filter
- 用于FPGA的按键消抖的Verilog文件，经过modelsim仿真和下板验证。-Verilog file for FPGA key debounce, after modelsim simulation and verification under the plate.
Key_Filter
- 用Verilog 语言写的 按键消除抖动程序-Verilog language used to write programs eliminate jitter button
key_filter
- 消除时钟抖动,按键的抖动会导致很多错误，按下一次按键，产生一次脉冲-key_filter
key_filter
- it makes the press of a key stable.
key_filter
- Verilog实现按键滤波，亲测可用，有需要的可以下载看看(Verilog to achieve key filter)
key_filter
- 采用Verilog语言的编写按键防抖代码，并通过modlesim进行验证(Using the Verilog language to write key anti - chattering code and verify it by modlesim)