搜索资源列表
btree_win_v1.1_bin
- btree for floorplan using visual c++
floorplan-source-win32
- test the resut l llke mjhue hbjhw -test the resut l llke mjhue hbjhw hhww
GSA_FloorplanDesign
- This file contains a complete project on implementing mixed Genetic and Simulated Annealing alghorithms in try of solving Floorplan Design problems. In the code you can easily change some basic functions as population, t
src
- 使用B*树以及模拟退火算法布置版图。有图形化界面。-Using B* tree and simulated annealing algorithm to generate IC floorplan. The software has a graphical interface.
floorplan
- the part of floorplan for design automation in the platform of matlab-the part of floorplan for design automation
Example-s3-1
- 1.打开工程文件 2.打开LogicLock窗口，创建新区域 3.将data_buffer模块适配新建buffer_lock区域中 4.检查区域类型 5.关闭Optimize I/O选项 6.编译设计 7.反标注节点位置 8.观察Floorplan 输出LogicLock反标注信息-1. Open the project file 2. Open LogicLock window, create a
Files_Online2PDF
- physical design floorplan powerplan placement CTS Route
CAD algorithms for circuit layouts
- Source codes: src/cse788_layout.c - Code transform netlist output into magic file src/cse788_netlist.c - Implementation of optimzal netlist solver src/cse788_gordian.c - Implementation of gordian placement algorit