搜索资源列表
multiply2
- 18bit的booth乘法器 采用booth2编码 Wallace压缩树 以及超前进位结合进位选择的36bit高性能加法器-18bit multipliers used booth2 the booth encoding and Wallace tree compression-ahead into the location choice of high-performance 36bit adder
BOOTH2
- verilog booh multiplier-booth
eetop.cn_16bits_multiplier
- 16位并行乘法器源代码，booth2编码，二进制树拓扑结构-16bits parallel multiplier source code
verilog-codes-for-booth2
- 由verilog编写的采用booth2编码的16*16乘法器-a 16*16 multiplier with booth2 coding by verilog
BOOTH2
- verilog booh multiplier-booth
BOOTH2
- verilog booh multiplier-booth
Booth2-multiplier
- 一个18bit乘以18bit的Booth2编码的乘法器，已验证通过-A 18bit*18bit booth2 mutiplixer