搜索资源列表
AudioFilter
- 音频滤波器的VREILOG实现,能实现音频的IIR滤波
AudioFilter
- 音频滤波器的VREILOG实现,能实现音频的IIR滤波-Audio filter VREILOG realize, can realize the IIR audio filter
Verilog
- vreilog资料，供大家学习下载，希望大家有什么好的资料共享下，-verilog
LCD1602
- 用VHDL编程，在FPGA上实现串口！已经调试通过，希望一起分享！-Using VHDL programming, the FPGA, Serial! Has been debugged and want to share!
Transmitter
- 这里上传的资料是：基于FPGA的OFDM系统开发的发送程序，涵盖了OFDM系统所有的技术点，是基于vreilog开发的。-From here the information is: FPGA-based OFDM system development send program covers all the technical point of OFDM system is based on vreilog development.
key_display
- 秒表 verilog 程序非常适合刚接触 vreilog语言的人学习-Stopwatch verilog program is ideal for people new to vreilog language learning
PLL210M
- 用VREILOG编写DDS模块 modelsim功能测试通过 十分好用-VREILOG to write the DDS module modelsim function test by the very easy to use
VREILOG-HDL-clock-source-code
- VREILOG HDL clock source code，VREILOG HDL数字时钟 源代码。-VREILOG HDL clock source code
counterbcd
- 这是计数器的波形仿真文件属于vreilog的时序仿真-this is a verilog waveform file of a counter