verilog实现awgn信道噪声的代码，支持可变的信噪比。利用移位寄存器来实现伪随机序列。-verilog code for implementation of awgn channel noise. support variable snr. use LSFR to implement the pseudo random sequence.