搜索资源列表
IEEE Std 1364.1-2002 IEEE Std. 1364.1 - 2002 IEEE
- IEEE Std 1364.1-2002 IEEE Std. 1364.1 - 2002 IEEE Standard for Verilog Register Transfer Level Synthesis.rar-IEEE Std 1364.1-2002 IEEE Std. 1364.1- 2002 IEEE Standard for Verilog Register Transfer Level Synthesis.rar
IEEE_standard_Verilog_HDL1364_2001
- IEEE standard Verilog HDL1364-2001.pdf Verilog 学习必备资料-IEEE standard Verilog HDL1364-2001.pdfVerilog learning essential information
IEEEStd1364_2001
- verilog 1364——2001 语言标准-Verilog Hardware Descr iption Language standard
aFifo
- This an implementation of an Asynchronous FIFO written in Verilog 2001.-This is an implementation of an Asynchronous FIFO written in Verilog 2001.
vani_tut
- A total of 52 files showing examples of shell scr ipting for Cadence NCSIM simulator, multiple single module + testbench examples in verilog 1995/2001, a "Randomized Smoothing Networks" paper (doc)+ppt+verilog codes and
Veriloggenerate
- 这个文件主要是提供verilog 2001版本之后的generate的用法-This document shows the usage of the syntax generate of verilog 2001 and newer versions.
IEEE_Verilog_2001
- Verilog 2001 编程规范中文版，作为ASIC和FPGA逻辑开发人员学习不可多得的资料，也可以作为逻辑开发高手们学习查阅的工具。新手们可以按照实例自己编程操练。
PalnitkarVerilogHDL
- Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspec
Signed-Arithmetic-in-Verilog-2001
- 有符号数的完整讲义和例子Verilog 2001-Signed Arithmetic in Verilog 2001, paper with examples
IEEE-standard-Verilog-HDL1364-2001
- verilog 硬件描述语言 golden版-verilog hardware descr iptor language golden version
verilog-ieee.pdf.tar
- IEEE 2001 verilog 标准 ,详细讲述了 业内 公认的 VERILOG 标准 ,-The Verilog¤ Hardware Descr iption Language (Verilog HDL) became an IEEE standard in 1995 as IEEE Std 1364-1995. It was designed to be simple, intuitive, and effective at
verilog2001_95
- Converts Verilog 2001 code into Verilog 95
IEEE_Verilog_2001
- 原版IEEE verilog/VHDL 2001标准。-IEEE verilog/VHDL 2001
New-Verilog-2001-Techniques-for-Creating-Paramete
- New Verilog-2001 Techniques for Creating Parameterized Models
Prentice---Verilog.HDL_A.Guide.to.Digital.Design.
- Written for both experienced and new users, this book gives you broad coverage of Verilog HDL. The book stresses the practical design and verification perspective ofVerilog rather than emphasizing only the language aspec
IEEE-Std-1364-2001-Verilog-LRM
- IEEE Std 1364-2001 Verilog LRM
Doxverilog2.6
- 用于Doxygen的Verilog的语法解析器-Doxverilog is a nativ verilog parser (Verilog 2001) for Doxygen.
IEEE_Verilog_2001
- verilog 2001标准手册，英文原版-verilog 2001 standand datasheet