搜索资源列表
verilog实现ALU的源代码
- verilog实现ALU的源代码，并提供了一个详细的测试平台！-achieve ALU Verilog source code, and provide a detailed test platform!
CAN协议控制器的Verilog实现
- CAN协议控制器的Verilog实现
verilog实现串并转换模块
- verilog实现串并转换模块
verilog实现串并转换
- verilog实现串并转换的源代码
GPS去载波verilog实现
- 该源码用verilog实现gps信号的去载波过程
直方图统计的Verilog实现
- chengxu:直方图统计的Verilog实现，大家可以共同学习
verilog实现ALU的源代码
- verilog实现ALU的源代码，并提供了一个详细的测试平台！-achieve ALU Verilog source code, and provide a detailed test platform!
MD5(verilog)
- MD5算法的verilog实现，同时包含有testbench。-Verilog of MD5 algorithm is realized, includes testbench at the same time .
jtag_verilog
- verilog 实现的jtag ip模块 包括了测试程序-Verilog achieve the JTAG ip modules including test procedures
CAN协议控制器的Verilog实现
- 基于FPGA的CAN总线控制器，VERILOGHDL源代码，Q2仿真实现。可用。-FPGA-based CAN Bus Controller, VERILOGHDL source code, Q2 Simulation. Available.
Verilog
- Verilog实现的以太网接口源程序代码-Realize the Ethernet interface Verilog source code
cpu_lynn
- Verilog 实现的 简单 单线程 CPU， 基于计算机组成书目， 思路清晰， 有测试平台。-Verilog realization of a simple single-threaded CPU, the composition of computer-based bibliography, clear lines of thought, a test platform.
canbus
- canbus verilog实现，原代码文件-canbus verilog implementation, the original source document
Verilog
- 全加器的Verilog 实现代码 寄存器的Verilog 实现代码-Low-pass filter integral part of full-adder and register the Verilog implementation code
verilog-counter
- 利用Verilog实现的数字钟和汽车尾灯，有闹钟，报时，置数等多种功能-Verilog
verilog
- verilog实现的数字频率计8位数码管输出显示同时矩形波分档输出-verilog implementation of digital frequency meter
16bitADC
- verilog实现的16位模数转换器参考源代码-verilog to achieve 16-bit ADC reference source code
cordic算法的Verilog实现
- cordic算法的Verilog实现,代码经过验证，能够有效的运行(Verilog implementation of CORDIC algorithm)
SM3算法verilog实现
- SM3算法verilog实现,利用alter芯片开发的sm3算法实现(Implementation of SM3 algorithm Verilog and implementation of Sm3 algorithm developed by alter chip)
8b10b Verilog
- 8bit/10bit编码Verilog实现(8bit/10bit Verilog Code)