搜索资源列表
148个verilog hdl小程序（有很多testbench）——
- 148个verilog hdl小程序（有很多testbench）——.-148 Verilog HDL small programs (many testbench) from Part
how to write testbench
- 很好的，适合初学者Writing Efficient Testbenches
逻辑验证与Testbench 编写
- 逻辑验证与Testbench 编写
148个verilog hdl小程序（有很多testbench）——
- 148个verilog hdl小程序（有很多testbench）——.-148 Verilog HDL small programs (many testbench) from Part
testbench
- 这是讲述如何编写testbench的，我认为很经典的。值得一看-This is how to prepare Testbench, I think is very classic. Worth a visit
testbench
- ritting testbench 入门级的还有XILINX的一篇文档how to write a testbench。 你看看这个，看思想。-entry-level ritting testbench are XILINX a document how to write a testbench. You take a look at this, look at the ideological.
testbench
- how to write testbench,use vhdl-how to write testbench, use vhdl
TestBench
- 怎样写testbench 本文的实际编程环境：ISE 6.2i.03 ModelSim 5.8 SE Synplify Pro 7.6 编程语言 VHDL 在ISE 中调用ModelSim 进行仿真-、assert (s_cyi((DWIDTH-1)/4) = 0 ) and (s_ovi = 0 ) and (s_qutnt = conv_std_logic_vector(v_quot,DWIDTH))
uart-vhdl-testbench
- simple uart vhdl behavioural model (package) vhdl testbench example
testbench
- vhdl modelsim testbench examples-vhdl modelsim testbench for modelsim with vhdl examples
testbench
- 详细介绍了在vhdl语言仿真中怎么编写测试平台代码.-introduce how to write testbench in VHDL
testbench
- altera 最新的CYCLONE IV的pci-e核的testbench，VHDL源程序。-altera latest CYCLONE IV of the pci-e core testbench, VHDL source code.
testbench
- 介绍了fpga设计中，利用testbench设计源码测试激励文件，很方便很详细-Introduced fpga design, test stimulus using testbench design source files, it is more convenient
testbench
- testbench 的编写方法和风格，对初学者有一定的帮助-the compilation of testbench and style, have some help for beginners
testbench
- 利用system verilog写仿真测试程序，详细介绍system verilog的语法，及教程 -use system verilog write testbench
testbench(vhdl)
- 是学习数字电路设计verilog语言，及Writing testbench的首先好书。-wrting testbench
writing-testbench
- 教你如何写VHDL或VerilogHDL的testbench文件，非常有利于FPGA的波形仿真-Teaches you how to write VHDL or VerilogHDL the testbench file, is very conducive to the waveform simulation of FPGA
Testbench
- 掌握多顶层结构化Testbench的方法-Testbench to know more structured way to the top
VHDL--testbench
- VHDL 的testbench 编写风格及技巧，有助利用modelsim做仿真，一看就会！-The testbench VHDL writing style and skills will help make using modelsim simulation, a look will be!
Modsim-AND-testbench
- 关于fpga中，测试平台testbench的技巧，及仿真软件MOSIDISIM-About fpga skills test platform testbench, and simulation software MOSIDISIM