搜索资源列表
quartusfft
- Quartus MegaCore FFT usage. Incluging example.
Video_and_mage_Processing
- The example design provides a fr a mework for rapid development of video and image processing designs using the library of parameterizable MegaCore® functions available in the Altera Video and Image Processing S
tdmddc_v61
- Designing Digital Down Conversion Systems with Altera CIC MegaCore and FIR Compensation Filter v6.1
fft
- This example describes a 32K-point fast Fourier transform (FFT) using the Altera FFT IP MegaCore.
quartusfft
- Quartus MegaCore FFT usage. Incluging example.
Video_and_mage_Processing
- The example design provides a fr a mework for rapid development of video and image processing designs using the library of parameterizable MegaCore® functions available in the Altera Video and Image Processing S
tdmddc_v61
- Designing Digital Down Conversion Systems with Altera CIC MegaCore and FIR Compensation Filter v6.1
devider_design
- Abstract循序电路第一个应用是拿来做计数器((笔记) 如何设计计数器? (SOC) (Verilog) (MegaCore))，有了计数器的基础后，就可以拿计数器来设计除频器，最后希望能做出能除N的万用除频器。-Abstract The first application of sequential circuits are used to make counter ((notes) How to design a counter
dd
- ip megacore verilog 使用代码-ip megacore verilog using code
fft_32K
- This example describes a 32K-point fast Fourier transform using the Altera FFT IP MegaCore. 描述了一个32K的点快速傅立叶变换（FFT） 。
an483
- The Altera® Triple Speed Ethernet (TSE) data path reference design provides a sample SOPC Builder system using the Altera TSE MegaCore® function with two serial transceivers. This reference design demonstrat
32Kfft
- 32KFFT例程，适用于Quartus II 5.0 or later。- This design example requires the following software package: o Quartus II 5.0 or later o FFT MegaCore v2.1.3 o ModelSim version 6.0 or later
fft-v2.1.1
- FFT MegaCore Function v2.1.1 VHDL的FFT算法库源代码。-FFT MegaCore Function v2.1.1 VHDL source code for the FFT algorithm library.
an404
- ifft The Altera® FFT MegaCore® function uses block-floating-point (BFP) arithmetic internally to perform calculations. BFP architecture is a trade-off between fixed-point and full floating-point architecture.
altpll0
- 锁相环的使用 可以倍频或者分频 可以最多四个输出-Your use of Altera Corporation s design tools, logic functions --and other software and tools, and its AMPP partner logic --functions, and any output files from any of the foregoing
tt
- FFT MegaCore v9.0 128点傅里叶变换模块-FFT MegaCore v9.0 128 points Fourier transform module
ug_fft_2011
- ALtera 公司 QuartusII 软件中FFT Megacore 用户手册，2011年最新官方版！-ALtera company QuartusII software FFT Megacore user manual, 2011, the latest official version!
EP2C8-2010_FPGA
- EP2C208C8 FPGA开发源代码（芯蓝C8板） turn_on_led 点亮LED sw_led 拨动开关控制LED rider_led 跑马灯 water_led 流水灯 key_led_without_debounce 轻触开关控制LED，无按键去抖 key_led_with_debounce 轻触开关控制LED，有按键去抖 seg7x8_dynamic_dis
FFT-based-on-Altera-MegaCore
- 本文介绍了一种采用Altera 公司的FFT MegaCore 实现快速傅里叶变换的方法，该方法非常简单，能进一层次简化开发的流程，缩短工程开发周期，节约成本，因此在实际工程中是一种很好的应用。-This paper describes a use of Altera s FFT MegaCore fast Fourier transform method, the method is very simple and can devel
ug_rsii
- Reed-Solomon II MegaCore Function user guide，altera的RS II编解码的宏功能模块的用户手册，是RS的升级版的IP，但大体使用一样。-Reed-Solomon II MegaCore Function user guide, altera s RS II codec macro function module user manual is an upgraded version of t