搜索资源列表
128bitCLA
- 128位CLA 采用kogge-stone tree算法 经modlesim验证正确-128-bit CLA using kogge-stone tree algorithm as the right to verify modlesim
Adder_Kogge_Stone_32bit_With_Test_Bench
- verilog source code and test bench of Adder Kogge Stone 32-Bit
kogg
- 40bit kogge stone adder made by woong
Prefix_KoggeStone_32
- 经典的kogge-stone加法器结构，32结构，verilog代码-Classic kogge-stone adder structure, 32 structure, verilog code
184081165-16-Bit-Wave-Pipelined-Sparse-Tree-RSFQ-
- In this system, we discuss the architecture, design, and testing of the first 16-bit asynchronous wave-pipelined sparse-tree superconductor rapid single flux quantum adder implemented using the ISTEC 10 kA/cm 2ADP2
scsa
- Speculative variable latency adders have attracted strong interest thanks to their capability to reduce average delay compared to traditional architectures. This proposes a novel variable latency speculative adder based
4bitadderkoggestone
- Kogge stone adder implementation in verilog
kogge stone adder VHDL code
- Generic kogge-stone adder and testbench IN VHDL
kogge_stone_adder
- kogge stone adder generic..
adder
- 用hspice写了一个做了16bit kogge stone四层点操作的树形加法器静态逻辑网表，所有管子的尺寸按照0.25u的尺寸设计挂上测试文件跑以后逻辑没问题，但是按照拉贝尔那本书上讲的关于逻辑努力优化的方法优化，在输入级加了两级buffer，只对最长路径支路尺寸优化(Use HSPICE to write a 16bit kogge made stone four layer tree adder static logic net
Parallel Prefix Adders Using VHDL
- Parallel Prefix Adders Using VHDL 32-BIT RCA 32-BIT KOGGE STONE ADDER 32-BIT CSA 32-BIT SPANNING TREE ADDER