搜索资源列表
gateclockexcursionanalysis
- 门控时钟与时钟偏移分析,详解门控时钟偏移的产生和解决办法。-Gated clock and clock skew analysis Xiangjie gated clock skew of the generation and solution.
clock_gating
- 在FPGA里运用Verilog HDL编写实现门控时钟,而不产生毛刺-In the FPGA using Verilog HDL prepared to achieve clock gating, without glitches