搜索资源列表
FPGA跨时钟域设计方法
- FPGA跨时钟域设计方法
asynchronoussignal
- 描述跨时钟域分析,分析和解决异步时钟同步设计问题.-Descr iption of cross-clock domain analysis, analyze and solve design problems in asynchronous clock synchronization.
multiclock_whitepaper
- ASIC中多时钟域处理方法白皮书。描述了ASIC设计/FPGA设计中跨时钟域信号的处理方法。-ASIC in the multi-clock domain approach the White Paper. Describes the ASIC design/FPGA design in the inter-clock domain signal processing methods.
desginacrossclockfield
- FPGA设计时,常遇到多个时钟一起工作的情况, 这时就要考虑时钟域的问题,以及不同时钟域间的通信.此文详细介绍了跨时钟设计的相关问题.-FPGA design, often encounter a number of clock to work together, when we must consider the clock domains, as well as communication between different c
CrossClockDomain
- 跨时钟域设计不错的设计，进过modelsim仿真通过。-Cross-clock domain design is good design been to modelsim simulation through.
跨时钟域的设计
- 在数字电路设计当中，通常会有多个时钟域，所以会涉及到跨时钟域处理的问题(In digital circuit design, usually there will be multiple clock domains, so it will involve cross-clock domain processing issues)