搜索资源列表
FIFO_BEFORE
- 是基于fpga的FIFO乒乓操作，后面是与SDRAM接口的，这样主要方便sdram的刷新-fpga is based on the FIFO Table Tennis operation, and is behind SDRAM interface, This major update to the convenience sdram
VHDL
- 高质量的VHDL代码乒乓处理FIFO缓存
FIFO_BEFORE
- 是基于fpga的FIFO乒乓操作，后面是与SDRAM接口的，这样主要方便sdram的刷新-fpga is based on the FIFO Table Tennis operation, and is behind SDRAM interface, This major update to the convenience sdram
VHDL
- 高质量的VHDL代码乒乓处理FIFO缓存-High-quality VHDL code deal with ping-pong FIFO cache
UART
- 使用FPGA的FIFO，状态机，乒乓操作等实现了异步UART。-The use of FPGA-FIFO, state machine, ping-pong operation to achieve the asynchronous UART.
d12_usb
- D12固件程序，以乒乓方式自外部FIFO中读取图像数据，发送至PC-D12 firmware procedures to ping-pong manner from an external FIFO read image data, sent to the PC
OK-fifotest-important_high_to_low
- 实现了FIFO的乒乓操作，低速到高速的变化。-Achieve pingpang operation of FIFO
OK-fifotest-important_low_to_high
- 高速到低速的FIFO乒乓操作，已经测试通过-Achieve the pingpang operation of FIFO
SDRAM
- sdram，在fpga数据传递领域应用广泛，乒乓操作，不同频域的数据传递，都靠sdram来转换。-SDRAM VHDL FPGA FIFO
pingpang
- FIFO读写，用使用状态机完成两片FIFO读写，乒乓操作。-FIFO read and write, using the state machine complete with two FIFO read and write, ping-pong operation.
EDA
- 毕业设计时设计的一个基于FIFO的乒乓机制，作用是不用等待当前数据接收完后再处理，提高数据吞吐量。-A graduate of the design in the design of a FIFO based on the ping pong mechanism, effect is not waiting for the current data received after processing, improve the data
pingpong_operation_FIFO
- 通过fifo实现乒乓操作的功能，具有数据缓存的作用，特别适用于高低速的数据传输-Ping-pong operation realized by fifo function has the effect of data cache, especially suitable for high speed data transmission
uart_test
- 收发端都采用2M波特率发送串口数据，通过PIN口直接输入输出串口数据，目的是为了跟外围高速器件完成高速的串口数据的收发，普通USB转串口的都只能支持不到1M的波特率，内部采用乒乓FIFO进行时钟域切换以及缓存(The transmitter and receiver are used 2M baud rate serial data transmission, directly through the PIN port serial i