文件名称:C6474L_EVM_RTL
介绍说明－－下载内容均来自于网络，请自行研究使用
TI C6474评估板的fpga源代码，初始化板子必备代码，Verilog HDL硬件语言编写。-TI C6474 evaluation board fpga source code, the code necessary to initialize the board, Verilog HDL hardware language.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
C6474L_EVM_RTL
..............\nfc_gen_defines.v
..............\tievm_bmc.v
..............\tievm_clk_cntr.v
..............\tievm_cntr.v
..............\tievm_crm_cm.v
..............\tievm_dff_sync.v
..............\tievm_fpga_reset_sync.v
..............\tievm_fpga_top.v
..............\tievm_gic.v
..............\tievm_gic_cr.v
..............\tievm_gic_nic.v
..............\tievm_gic_pmb.v
..............\tievm_nic_dpram.v
..............\tievm_nic_nicfifo.v
..............\tievm_nic_nicfsm.v
..............\tievm_pmb_pmbfsm.v