资源列表

« 1 2 ... .12 .13 .14 .15 .16 617.18 .19 .20 .21 .22 ... 4311 »

[VHDL编程Designing_with_Cyclone_and_Cyclone_II_Device

说明:
<火冰> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程LCDfcout

说明:FPGA实现LCD显示的频率计,芯片为cyclone-FPGA realization of the frequency meter LCD display chip for the cycloneII
<wang wen tao> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程2010112011738964_0

说明:单片机开发与CPLD开发相关,请各位看看,有问题请联系我!谢谢!-MCU and CPLD development related to the development, please take a look, there are problems please contact me! Thank you!
<梁飞> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程Huawei--design-instructions

说明:华为_大规模逻辑设计指导书详细讲解了有关华为在工程开发中的一些实例-Huawei _ large-scale logic design instructions explained in detail on the development of Huawei in the construction of some examples
<沙洲雪雁> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程voice

说明:实现DE2板上的音频输入和其频谱的VGA显示- DE2-based project about the input audio and its spectrum on VGA
<刘毅> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程16QAM

说明:用VHDL语言完成对16QAM的编程和仿真-VHDL language 16QAM
<龙泽辉> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程most_latest.tar

说明:MOST总线是被广泛被应用于车载媒体数据传输的总线,本源码采用verilog语言编写了其控制器,其特点是具有很高的用户可定制性。-MOST bus is to be widely used in car media data transmission bus, the source verilog language of its controller, which is characterized by high user custom
<张居林> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程SHIYAN

说明:VHDL多个小实验,包括加法器,AD变换,状态机、波形发生器等-VHDL several small experiment includes an adder, AD conversion, the state machine, the waveform generator
<zhangtao> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程adc9280

说明:模数转换,并把采样电压显示在数码管上,包含详细代码+详细资料-Analog-digital conversion, and the sampled voltage is displayed on the digital tube, containing detailed codes+ details
<孤风> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程i2cBUS

说明:Altera的I2C总线FPGA程序,内有详细使用说明- The I2C Controller is available in VHDL and is optimized for the Altera® APEX™ , Stratix® , and Cyclone™ device families. All of the register addresses are defined as
<我是谁> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程VerilogHDL

说明:Samir Palnitkar-Verilog HDL_ a guide to digital design and synthesis-SunSoft Press (2003)
<MAA > 在 2025-01-26 上传 | 大小:2.15mb | 下载:0

[VHDL编程Verilog HDL

说明:Programming fpga's.
<Sensei> 在 2025-01-26 上传 | 大小:2.15mb | 下载:0
« 1 2 ... .12 .13 .14 .15 .16 617.18 .19 .20 .21 .22 ... 4311 »

源码中国 www.ymcn.org